Multilayer ceramic capacitor, manufacturing method thereof and board for mounting the same thereon

US9520234B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9520234-B2
Application numberUS-201314099650-A
CountryUS
Kind codeB2
Filing dateDec 6, 2013
Priority dateSep 12, 2013
Publication dateDec 13, 2016
Grant dateDec 13, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A multilayer ceramic capacitor and manufacturing method therefor, in which the capacitor includes a ceramic body including dielectric layers and internal electrodes; electrode layers connected to the internal electrodes; and a conductive resin layer formed on the electrode layers and including a first conductor, a second conductor having a fiber shape, and a base resin.

First claim

Opening claim text (preview).

What is claimed is: 1. A multilayer ceramic capacitor comprising: a ceramic body including dielectric layers and internal electrodes forming capacitance; external electrode layers connected to the internal electrodes; and a conductive resin layer formed on the external electrode layers and including a first conductor, a second conductor having a fiber shape, and a base resin. 2. The multilayer ceramic capacitor of claim 1 , wherein the first conductor has a spherical shape or a flake shape. 3. The multilayer ceramic capacitor of claim 1 , wherein the second conductor is flexible. 4. The multilayer ceramic capacitor of claim 1 , wherein L/D≧1.0, in which a diameter of the second conductor is defined as D and a length of the second conductor is defined as L. 5. The multilayer ceramic capacitor of claim 1 , wherein 1 nm≦D≦100 nm, in which a diameter of the second conductor is defined as D. 6. The multilayer ceramic capacitor of claim 1 , wherein the second conductor is a carbon nanotube. 7. The multilayer ceramic capacitor of claim 1 , wherein the second conductor is a single-walled carbon nanotube (SWNT). 8. The multilayer ceramic capacitor of claim 1 , wherein the second conductor is a multi-walled carbon nanotube (MWNT). 9. The multilayer ceramic capacitor of claim 1 , wherein the base resin is a thermosetting resin. 10. The multilayer ceramic capacitor of claim 1 , further comprising a plating layer formed on the conductive resin layer. 11. A manufacturing method of a multilayer ceramic capacitor, comprising: forming a ceramic body including dielectric layers and internal electrodes; forming electrode layers to be connected to the internal electrodes; applying a conductive paste including a first conductor, a second conductor having a fiber shape, and a base resin to the electrode layers; and curing the conductive paste to form a conductive resin layer. 12. A board for mounting a multilayer ceramic capacitor thereon comprising: a printed circuit board having first and second electrode pads disposed thereon; and a multilayer ceramic capacitor installed on the printed circuit board, wherein the multilayer ceramic capacitor includes a ceramic body including dielectric layers and internal electrodes forming capacitance; external electrode layers connected to the internal electrodes; and a conductive resin layer formed on the external electrode layers and including a first conductor, a second conductor having a fiber shape, and a base resin. 13. A multilayer ceramic capacitor comprising: a ceramic body including dielectric layers and internal electrodes; external electrode layers disposed on outer surfaces of the ceramic body and connected to the internal electrodes forming capacitance; and a conductive resin layer disposed on the external electrode layers and including a first conductive material, a second conductive material having a fiber shape different to shape of the first conductive material, and a base resin. 14. The multilayer ceramic capacitor of claim 13 , wherein the first conductive material has a particle shape. 15. A manufacturing method of a multilayer ceramic capacitor, comprising: forming a ceramic body including a plurality of dielectric layers and internal electrodes; forming external electrode layers on the outer surfaces of the ceramic body to be connected to the internal electrodes; applying a conductive paste including a first conductive material, a second conductive material having a fiber shape different to shape of the first conductive material, and a base resin to the electrode layers; and curing the conductive paste to form a conductive resin layer. 16. The manufacturing method of a multilayer ceramic capacitor of claim 15 , wherein the first conductive material has a particle shape.

Assignees

Inventors

Classifications

  • Electric condenser making · CPC title

  • Leadless chip, e.g. chip capacitor or resistor · CPC title

  • Non-printed capacitor · CPC title

  • having edge contacts, e.g. leadless chip capacitors, chip carriers · CPC title

  • H01G4/30Primary

    Stacked capacitors (H01G4/33 takes precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9520234B2 cover?
A multilayer ceramic capacitor and manufacturing method therefor, in which the capacitor includes a ceramic body including dielectric layers and internal electrodes; electrode layers connected to the internal electrodes; and a conductive resin layer formed on the electrode layers and including a first conductor, a second conductor having a fiber shape, and a base resin.
Who is the assignee on this patent?
Samsung Electro Mech
What technology area does this patent fall under?
Primary CPC classification H01G4/30. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 13 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).