Partial tile rendering

US9519946B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9519946-B2
Application numberUS-201514810963-A
CountryUS
Kind codeB2
Filing dateJul 28, 2015
Priority dateJul 31, 2013
Publication dateDec 13, 2016
Grant dateDec 13, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In accordance with some embodiments, partial rendering of non-changing or slowly changing frame tiles allows the graphics processing unit to spend less time processing non-changing or slowly changing portions of each frame, saving power and creating more room for performance in some embodiments.

First claim

Opening claim text (preview).

What is claimed is: 1. A method comprising: splitting a frame into tiles; partially rendering a tile in a current frame including a plurality of pixels by rendering, less than all of said pixels; comparing the rendered pixels in the current frame with corresponding pixels from a tile in a previous frame; if any partially rendered pixel in the current frame is different from the corresponding pixel in the previous frame by an amount exceeding a threshold, completely rendering the tile in a fully rendering mode; if no partially rendered pixel is different from the corresponding pixel in the previous frame by an amount exceeding the threshold, then copying the previous frame instead of completing the rendering of the current frame; and when in a partial rendering mode, a tile is fully rendered and updated in a frame buffer at a slower rate than when in a fully rendering mode. 2. The method of claim 1 including detecting a pixel change of any extent. 3. The method of claim 1 including detecting tiles with pixels that change by an amount above a threshold. 4. The method of claim 1 wherein partially rendering includes fully rendering the tile after a given number of frames. 5. The method of claim 4 including determining again whether pixels in the tile that did not change by an amount, change after a given number of frames. 6. The method of claim 4 including comparing the tile after the given number of frames to the same tile in the immediately preceding frame. 7. The method of claim 4 including comparing the tile after the given number of frames to the pixels in the tile at the beginning of the given number of frames. 8. The method of claim 1 wherein determining including comparing the same pixels in a pair of successive tiles. 9. The method of claim 1 including comparing a first set of pixels in two successive tiles and a different set of pixels in two subsequent tiles. 10. One or more non-transitory computer readable media storing instructions to enable a processor to perform a sequence comprising: splitting a frame into tiles; partially rendering a tile in a current frame including a plurality of pixels by rendering, less than all of said pixels; comparing the rendered pixels in the current frame with corresponding pixels from a tile in a previous frame; if any partially rendered pixel in the current frame is different from the corresponding pixel in the previous frame by an amount exceeding a threshold, completely rendering the tile in a fully rendering mode; if no partially rendered pixel is different from the corresponding pixel in the previous frame by an amount exceeding the threshold, then copying the previous frame instead of completing the rendering of the current frame; and when in a partial rendering mode, a tile is fully rendered and updated in a frame buffer at a slower rate than when in a fully rendering mode. 11. The media of claim 10 said sequence including detecting a pixel change of any extent. 12. The media of claim 10 said sequence including detecting tiles with pixels that change by an amount above a threshold. 13. The media of claim 10 said sequence wherein partially rendering includes fully rendering the tile after a given number of frames. 14. The media of claim 13 said sequence including determining again whether pixels in the tile that did not change by an amount, change after a given number of frames. 15. The media of claim 13 said sequence including comparing the tile after the given number of frames to the same tile in the immediately preceding frame. 16. The media of claim 13 said sequence including comparing the tile after the given number of frames to the pixels in the tile at the beginning of the given number of frames. 17. The media of claim 10 wherein determining including comparing the same pixels in a pair of successive tiles. 18. The media of claim 10 said sequence including comparing a first set of pixels in two successive tiles and a different set of pixels in two subsequent tiles. 19. A graphics processing unit comprising: a processor to split a frame into tiles, to partially render a tile in a current frame including a plurality of pixels by rendering, less than all of said pixels, compare the rendered pixels in the current frame with corresponding pixels from a tile in a previous frame, if any partially rendered pixel in the current frame is different from the corresponding pixel in the previous frame by an amount exceeding a threshold, completely render the tile in a fully rendering mode, if no partially rendered pixel is different from the corresponding pixel in the previous frame by an amount exceeding the threshold, then copy the previous frame instead of completing the rendering of the current frame, when in a partial rendering mode, a tile is fully rendered and updated in a frame buffer at a slower rate than when in a fully rendering mode; and a storage coupled to said processor. 20. The unit of claim 19 said processor to detect a pixel change of any extent. 21. The unit of claim 19 said processor to detect tiles with pixels that change by an amount above a threshold. 22. The unit of claim 19 said processor to partially render by fully rendering the tile after a given number of frames. 23. The unit of claim 22 said processor to determine again whether pixels in the tile that did not change by an amount, change after a given number of frames. 24. The unit of claim 22 said processor to compare the tile after the given number of frames to the same tile in the immediately preceding frame. 25. The unit of claim 19 said processor to compare the tile after the given number of frames to the pixels in the tile at the beginning of the given number of frames. 26. The unit of claim 19 , said processor to determine by comparing the same pixels in a pair of successive tiles. 27. The unit of claim 19 said processor to compare a first set of pixels in two successive tiles and a different set of pixels in two subsequent tiles. 28. The unit of claim 19 including an operating system. 29. The unit of claim 19 including a battery. 30. The unit of claim 19 including firmware and a module to update said firmware.

Assignees

Inventors

Classifications

  • Memory management · CPC title

  • Power management, e.g. power saving · CPC title

  • G06T1/20Primary

    Processor architectures; Processor configuration, e.g. pipelining · CPC title

  • Tiling · CPC title

  • General purpose image data processing · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9519946B2 cover?
In accordance with some embodiments, partial rendering of non-changing or slowly changing frame tiles allows the graphics processing unit to spend less time processing non-changing or slowly changing portions of each frame, saving power and creating more room for performance in some embodiments.
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification G06T1/20. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Dec 13 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).