Method for checking the integrity of a compute node
US-2024303346-A1 · Sep 12, 2024 · US
US9519544B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9519544-B2 |
| Application number | US-201414489064-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 17, 2014 |
| Priority date | May 19, 2014 |
| Publication date | Dec 13, 2016 |
| Grant date | Dec 13, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A memory module includes an emergency power supply block, a volatile memory, a nonvolatile memory, and a control block configured to control data of the volatile memory to be backed up in the nonvolatile memory, by using a power supplied from the emergency power supply block, upon a power failure, and control the data of the volatile memory to be recovered, by using data backed up in the nonvolatile memory, upon a power recovery, wherein the control block controls the data of the volatile memory not to be backed up while controlling the data of the volatile memory to be recovered, even upon the power failure.
Opening claim text (preview).
What is claimed is: 1. A memory module comprising: an emergency power supply block; a volatile memory; a nonvolatile memory; and a control block suitable for controlling data of the volatile memory to be backed up in the nonvolatile memory, by using a power of the emergency power supply block, upon a power failure, and controlling the data of the volatile memory to be recovered, by using data backed up in the nonvolatile memory, upon a power recovery, wherein, after recovery of the data of the volatile memory is completed, a plurality of memory blocks in the nonvolatile memory are sequentially erased, and wherein, when the power failure occurs while the plurality of memory blocks in the nonvolatile memory are sequentially erased, recovered data of the volatile memory are backed up in memory blocks completely erased among the plurality of memory blocks. 2. The memory module according to claim 1 , wherein, when the power failure occurs while the plurality of memory blocks in the nonvolatile memory are sequentially erased, the other memory blocks which are not erased among the plurality of memory blocks retain data backed up therein. 3. An operation method of a memory module including a volatile memory and a nonvolatile memory, the method comprising: sensing a failure in a host power; converting a power of the memory module, from the host power to an emergency power; backing up data of the volatile memory in the nonvolatile memory; recovering the host power; recovering the data of the volatile memory by using data backed up in the nonvolatile memory; erasing sequentially a plurality of memory blocks in the nonvolatile memory after the recovering of the data of the volatile memory; and backing up recovered data of the volatile memory in memory blocks completely erased among the plurality of memory blocks, when the power failure occurs in the erasing of the plurality of memory blocks. 4. The operation method according to claim 3 , wherein, in the backing up of the data of the volatile memory in the memory blocks completely erased, the other memory blocks which are not erased among the plurality of memory blocks retain data backed up therein.
Power supply arrangements {, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels} · CPC title
Migration mechanisms · CPC title
Redundant storage or storage space (G06F11/2056 takes precedence) · CPC title
Battery and back-up supplies · CPC title
Supports for storage elements {, e.g. memory modules}; Mounting or fixing of storage elements on such supports · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.