Managing visual updates

US9519497B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-9519497-B1
Application numberUS-201414251759-A
CountryUS
Kind codeB1
Filing dateApr 14, 2014
Priority dateDec 30, 2010
Publication dateDec 13, 2016
Grant dateDec 13, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A system is configured to: conduct asynchronous updates, of a display, based on a fixed rate when operating in an asynchronous state; determine whether to switch to a synchronous state from the asynchronous state based on the asynchronous updates; conduct synchronous updates, of the display, after switching to the synchronous state; receive a lock request, and conduct updating of the display based on the lock request. The synchronous updates may be performed independent of the fixed rate.

First claim

Opening claim text (preview).

What is claimed is: 1. One or more non-transitory computer-readable media storing instructions, the instructions comprising: one or more instructions that, when executed by one or more processors, cause the one or more processors to: receive, during a first period of time and at a first frequency, a first set of data generated during an execution of a model; determine that the first frequency is less than a threshold frequency for receiving data generated during the execution of the model, the threshold frequency being based on an ability to perceive changes to a visual representation; perform, during the first period of time and based on the first frequency being less than the threshold frequency, a synchronous update of a display of the visual representation of the execution of the model using the first set of data; receive, during a second period of time and at a second frequency, a second set of data generated during the execution of the model; determine that the second frequency is not less than the threshold frequency; and perform, during the second period of time and based on the second frequency not being less than the threshold frequency, an asynchronous update of the visual representation, the one or more instructions to perform the asynchronous update of the visual representation including: one or more instructions that, when executed by the one or more processors, cause the one or more processors to:  buffer the second set of data in a memory, and  update the display of the visual representation at a third frequency, that is less than the threshold frequency, using the buffered second set of data. 2. The one or more non-transitory computer-readable media of claim 1 , where the threshold frequency is set at or above 20 Hz. 3. The one or more non-transitory computer-readable media of claim 1 , where the instructions further comprise: one or more instructions that, when executed by the one or more processors, cause the one or more processors to: receive, during a third period of time and at a fourth frequency, a third set of data generated during the execution of the model; determine that the fourth frequency is less than the threshold frequency; determine whether the memory includes additional data for updating the visual representation; and perform the synchronous update of the display of the visual representation using the third set of data when the memory does not include the additional data. 4. The one or more non-transitory computer-readable media of claim 3 , where the instructions further comprise: one or more instructions that, when executed by the one or more processors, cause the one or more processors to: perform the asynchronous update of the display of the visual representation using the third set of data when the memory includes the additional data. 5. The one or more non-transitory computer-readable media of claim 1 , where the instructions further comprise: one or more instructions that, when executed by the one or more processors, cause the one or more processors to: receive a request to switch to a synchronous lock state; switch to the synchronous lock state based on the request; receive a third set of data at the second frequency; and perform the synchronous update of the display of the visual representation using the third set of data based on switching to the synchronous lock state. 6. The one or more non-transitory computer-readable media of claim 1 , where the visual representation includes a graph, where the one or more instructions to receive the first set of data include: one or more instructions that, when executed by the one or more processors, cause the one or more processors to: receive information identifying coordinates corresponding to a series of points; and where the one or more instructions to perform the synchronous update include: one or more instructions that, when executed by the one or more processors, cause the one or more processors to: cause a plot of the series of points to be displayed on the graph based on the coordinates. 7. The one or more non-transitory computer-readable media of claim 1 , where the one or more processors are included in a first computing device; and where the one or more instructions to receive the first set of data include: one or more instructions that, when executed by the one or more processors, cause the one or more processors to: receive, from a second computing device and via a network, the first set of data, the second computing device executing the model to generate the first set of data. 8. The one or more non-transitory computer-readable media of claim 1 , where the one or more instructions to update the display of the visual representation at the third frequency include: one or more instructions that, when executed by the one or more processors, cause the one or more processors to: measure a wait time from when a last update of the display of the visual representation was performed, determine whether the wait time corresponds to the third frequency, and update the display of the visual representation when the wait time corresponds to the third frequency. 9. A device comprising: one or more processors to: obtain, during a first period of time and at a first frequency, a first set of data generated during an execution of a model; determine that the first frequency is less than or equal to a threshold frequency associated with updating a display of a visual representation of the execution of the model, the threshold frequency being based on an ability to perceive changes to a visual representation; perform, during the first period of time and based on the first frequency being less than or equal to the threshold frequency, a synchronous update of the display of the visual representation using the first set of data; obtain, during a second period of time and at a second frequency, a second set of data generated during the execution of the model; determine that the second frequency is greater than the threshold frequency; and perform, during the second period of time and based on the second frequency being greater than the threshold frequency, an asynchronous update of the visual representation, when performing the asynchronous update of the visual representation, the one or more processors being to: buffer the second set of data in a memory, and update the display of the visual representation at a third frequency using the buffered second set of data. 10. The device of claim 9 , where the threshold frequency is set at or above 20 Hz. 11. The device of claim 9 , where the one or more processors are further to: receive, during a third period of time and at a fourth frequency, a third set of data generated during the execution of the model; determine that the fourth frequency is less than or equal to the threshold frequency; determine whether the memory includes additional data for updating the visual representation; and perform the synchronous update of the display of the visual representation using the third set of data when the memory does not include the additional data. 12. The device of claim 11 , where the one or more processors are further to: perform the asynchronous update of the display of the visual representation using the third set of data when the memory includes the additional data. 13. The device of claim 9 , where the one or more processors are further to: receive a request to switch to a synchronous lock state; switch to the synchronous lock state based on the request; receive a third set of data at the second frequency; and perform the synchronous

Assignees

Inventors

Classifications

  • Change or adaptation of the frame rate of the video stream · CPC title

  • G06F9/455Primary

    Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines · CPC title

  • Physics · mapped topic

  • Physics · mapped topic

  • Details of the interface to the display terminal (specific for a display terminal using a CRT G09G1/167; using a flat panel G09G3/2096; circuits for interfacing with colour displays G09G5/04) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9519497B1 cover?
A system is configured to: conduct asynchronous updates, of a display, based on a fixed rate when operating in an asynchronous state; determine whether to switch to a synchronous state from the asynchronous state based on the asynchronous updates; conduct synchronous updates, of the display, after switching to the synchronous state; receive a lock request, and conduct updating of the display ba…
Who is the assignee on this patent?
Mathworks Inc
What technology area does this patent fall under?
Primary CPC classification G06F9/455. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Dec 13 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).