Surgical instrument battery pack with voltage polling
US-2024058001-A1 · Feb 22, 2024 · US
US9515484B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9515484-B2 |
| Application number | US-201313910656-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 5, 2013 |
| Priority date | Jun 5, 2013 |
| Publication date | Dec 6, 2016 |
| Grant date | Dec 6, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A system configured to reduce the amplitude of reactive current present on a DC bus shared by multiple inverters is disclosed. The start of the switching period for the modulation routines of each inverter is synchronized, and a carrier phase angle is determined for a carrier signal within each of the inverters. The modulation routine of each inverter generates a reactive current on the shared DC bus. By controlling the carrier phase angle for each inverter, the reactive current of a first inverter may be generated at a phase angle that is offset from the phase angle of the reactive current generated by a second inverter. As a result, the reactive current from the first inverter cancels at least a portion of the reactive current from the second inverter, reducing the total reactive current present on the DC bus.
Opening claim text (preview).
We claim: 1. A system for reducing a reactive current present on a direct current (DC) bus, the DC bus having a first voltage rail and a second voltage rail wherein the DC bus is configured to have a DC voltage potential present between the first voltage rail and the second voltage rail, the system comprising: a plurality of inverters, each inverter including: an input configured to connect to the first and second voltage rails of the DC bus, an output configured to connect to an alternating current (AC) load, a plurality of switching devices, each switching device controlled by a switching signal to alternately connect and disconnect the input to the output, and a modulation module configured to execute at a periodic interval, wherein during each periodic interval the modulation module determines each of the switching signals as a function of a carrier signal that repeats each periodic interval and at least one voltage reference signal, wherein each carrier signal is defined, at least in part by a carrier phase angle and each voltage reference signal corresponds to a desired output voltage for each phase of the AC load; a synchronizing signal in communication with each of the modulation modules, wherein the synchronizing signal is used by each modulation module to start its corresponding periodic interval at substantially the same time; a controller generating the carrier phase angle for each inverter, wherein the carrier phase angle is different for each inverter; and a communication medium operatively connected between the controller and each inverter to transmit the carrier phase angle between the controller and each inverter such that a first reactive current generated by the plurality of switching devices alternately connecting and disconnecting the input to the output in a first inverter is at least partially cancelled by a second reactive current generated by the plurality of switching devices alternately connecting and disconnecting the input to the output in a second inverter. 2. The system of claim 1 wherein the controller includes a processor configured to generate each of the carrier phase angles. 3. The system of claim 2 wherein the processor is further configured to generate each of the carrier phase angles to minimize the reactive current present on the DC bus. 4. The system of claim 2 wherein the processor is further configured to generate each of the carrier phase angles to minimize the conducted emissions generated by each of the plurality of inverters. 5. The system of claim 1 wherein each inverter further includes a processor and the controller is defined, at least in part, by the processors of each inverter and wherein each of the processors is configured to generate the carrier phase angle for its corresponding inverter. 6. The system of claim 1 wherein the carrier phase angle is determined as a function of a total number of the plurality of inverters connected to the DC bus. 7. The system of claim 1 wherein the AC load connected to each inverter is an AC motor and wherein the controller generates a first carrier phase angle and a second carrier phase angle for at least one of the inverters, wherein the first carrier phase angle is different than the second carrier phase angle and wherein the first carrier phase angle is generated when the AC motor is operating in a motoring mode and the second carrier phase angle is generated when the AC motor is operating in a regenerative mode. 8. The system of claim 1 wherein: each of the inverters further includes an enable input, the modulation module is configured to execute when the enable input is active, the modulation module is configured to stop execution when the enable input is inactive, and the carrier phase angle is determined as a function of a total number of the plurality of inverters in which the enable input is active. 9. The system of claim 1 wherein the controller is configured to generate a first carrier phase angle for each inverter in a first operating mode and a second carrier phase angle for each inverter in a second operating mode, and wherein the carrier signal is a first waveform during each of the first and the second operating modes and the carrier signal is a second waveform during at least one periodic interval to transition between the first operating mode and the second operating mode. 10. The system of claim 1 wherein each inverter includes a current sensor configured to generate a signal corresponding to the current present at the input and wherein the controller generates the carrier phase angle for each inverter as a function of the signal from the current sensor. 11. An inverter for connection to a common direct current (DC) bus, wherein the common DC bus has a first voltage rail, a second voltage rail, a DC voltage potential present between the first voltage rail and the second voltage rail, and at least one additional inverter connected to the common DC bus, the inverter comprising: a first input configured to receive a synchronizing signal; a second input configured to receive an indication of the number of additional inverters connected to the common DC bus; a DC bus input configured to connect to the first and second voltage rails of the common DC bus; an output configured to connect to an alternating current (AC) load; a memory device configured to store an identifier corresponding to each inverter; a controller configured to generate a carrier phase angle, wherein the carrier phase angle is determined as a function of the number of additional inverters connected to the common DC bus and of the identifier; a plurality of switching devices, each switching device controlled by a switching signal to alternately connect and disconnect the DC bus input to the output; and a modulation module configured to execute at a periodic interval, wherein a start time of each periodic interval is defined, at least in part, by the synchronizing signal and wherein during each periodic interval the modulation module determines each of the switching signals as a function of a carrier signal that repeats within the periodic interval and at least one voltage reference signal, wherein each carrier signal is defined at least in part by the carrier phase angle and each voltage reference signal corresponds to a desired output voltage for each phase of the AC load. 12. The inverter of claim 11 wherein the first input and the second input are combined in a network interface configured to receive packets containing data, wherein the data includes the synchronizing signal and the number of additional inverters connected to the common DC bus. 13. The inverter of claim 11 wherein the controller is configured to generate a first carrier phase angle in a first operating mode and a second carrier phase angle in a second operating mode, and wherein the carrier signal is a first waveform during each of the first and the second operating modes and the carrier signal is a second waveform during at least one periodic interval to transition between the first operating mode and the second operating mode. 14. The inverter of claim 13 wherein the AC load is an AC motor and wherein the inverter is in the first operating mode when the AC motor is in a motoring mode and the inverter is in the second operating mode when the AC motor is in a regenerative mode. 15. The inverter of claim 13 wherein the controller is configured to initially execute in the first operating mode, and when the number of additional inverters connected to the common DC bus changes while the controller is executing in the first operating mode, the controller trans
Related publications grouped by family.
Answers are generated from the same data shown on this page.