Simplified Hash Table
US-2024422006-A1 · Dec 19, 2024 · US
Task scheduler mechanism, operating system, and multiprocessor system
US9513974B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9513974-B2 |
| Application number | US-201514593941-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 9, 2015 |
| Priority date | Jan 21, 2014 |
| Publication date | Dec 6, 2016 |
| Grant date | Dec 6, 2016 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
In a multiprocessor system having a high-performance processor and a low-power-consumption processor, tasks are properly assigned to the high-performance processor or to the low-power-consumption processor even if the tasks include those commonly used by a plurality of applications. The applications each include a plurality of tasks that are driven by an input or sequentially driven by another task. A task scheduler mechanism includes a synchronization mechanism that causes a driven task to inherit a priority assigned to the input or a synchronizing task, and a task assignment mechanism that determines in accordance with the inherited priority whether to assign the driven task to the high-performance processor or to the low-power-consumption processor.
First claim
Opening claim text (preview).
What is claimed is: 1. A task scheduler mechanism executed by a multiprocessor system that is capable of executing a plurality of applications and equipped with a high-performance processor and a low-power-consumption processor, the applications each including a plurality of tasks that are driven by an input or sequentially driven by another task, the task scheduler mechanism comprising: a synchronization mechanism that causes a driven task to inherit a priority assigned to the in…
Assignees
Inventors
Classifications
- G06F9/4881Primary
Physics · mapped topic
- G06F9/52Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Cross-Sectional Technologies · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9513974B2 cover?
- In a multiprocessor system having a high-performance processor and a low-power-consumption processor, tasks are properly assigned to the high-performance processor or to the low-power-consumption processor even if the tasks include those commonly used by a plurality of applications. The applications each include a plurality of tasks that are driven by an input or sequentially driven by another …
- Who is the assignee on this patent?
- Renesas Electronics Corp
- What technology area does this patent fall under?
- Primary CPC classification G06F9/4881. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Dec 06 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).