Matrix key input interface

US9513325B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9513325-B2
Application numberUS-201514658374-A
CountryUS
Kind codeB2
Filing dateMar 16, 2015
Priority dateMar 24, 2014
Publication dateDec 6, 2016
Grant dateDec 6, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A matrix key input interface has key common signal lines and key data signal lines wired in a matrix and key switches disposed at positions where the key common signal lines intersect the key data signal lines. The key data signal lines are periodically monitored while key scan signal is not output to any of the key common signal lines. Based on the results of monitoring, an earth fault is detected in key common signal lines or key data signal lines.

First claim

Opening claim text (preview).

What is claimed is: 1. A matrix key input interface with a sink key matrix circuit, the sink key matrix circuit comprising: m (m is a natural number) key common signal lines and n+1 (n is a natural number) key data signal lines wired in a matrix; and m×n key switches connected between the m key common signal lines and a first to an n-th key data signal lines, the key common signal lines intersecting the key data signal lines, wherein a sneak preventing diode is connected between the n+1-th key data signal line and each of the m key common signal lines, the matrix key input interface further comprising: a monitoring unit that periodically monitors all of the n+1 key data signal lines while key scan signal is not output to any of the m key common signal lines; and a detection unit that detects an earth fault when any of the key data signal lines is at an L level while the key data signal lines are being monitored by the monitoring unit. 2. A matrix key input interface with a source key matrix circuit, the source key matrix circuit comprising: m+1 (m is a natural number) key common signal lines and n+1 (n is a natural number) key data signal lines wired in a matrix; and m×n key switches connected between a first to an m-th key common signal lines and a first to an n-th key data signal lines, the key common signal lines intersecting the key data signal lines, wherein a sneak preventing diode is connected between the n+1-th key data signal line and each of the key common signal lines and between the m+1-th key common signal line and each of the key data signal lines, the matrix key input interface further comprising: a monitoring unit which additionally outputs a key scan signal to the m+1-th key common signal line at a timing other than a timing for output of the key scan signal and which monitors signals output from the n+1-th key data signal line during execution of all key scans including the added key scan signal; and a detection unit that detects an earth fault when the signals from the added n+1-th key data signal lines corresponding to all the key scan signals are at an L level. 3. A matrix key input interface with a sink key matrix circuit, the sink key matrix circuit comprising: m (m is a natural number) key common signal lines and n (n is a natural number) key data signal lines wired in a matrix; and m×n key switches connected between the key common signal lines and the key data signal lines, the key common signal lines intersecting the key common signal lines, the matrix key input interface further comprising: a monitoring unit that periodically monitors all of the n key data signal lines while key scan signal is not output to any of the m key common signal lines; and a detection unit which detects an earth fault on the key data signal lines in case where any of the key data signal lines is at an L level during monitoring of the key data signal lines when key input has not been performed on the key switches, and which detects an earth fault on the key common signal lines in case where any of the key data signal lines is at the L level during monitoring of the key data signal lines when key input has been performed on the key switches.

Assignees

Inventors

Classifications

  • Dynamic coding, i.e. by key scanning (H03M11/26 takes precedence) · CPC title

  • Arrangements for converting discrete items of information into a coded form, e.g. arrangements for interpreting keyboard generated codes as alphanumeric codes, operand codes or instruction codes · CPC title

  • Constructional details or processes of manufacture of the input device · CPC title

  • Character input methods · CPC title

  • G01R31/02Primary

    Physics · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9513325B2 cover?
A matrix key input interface has key common signal lines and key data signal lines wired in a matrix and key switches disposed at positions where the key common signal lines intersect the key data signal lines. The key data signal lines are periodically monitored while key scan signal is not output to any of the key common signal lines. Based on the results of monitoring, an earth fault is dete…
Who is the assignee on this patent?
Fanuc Corp
What technology area does this patent fall under?
Primary CPC classification G01R31/02. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Dec 06 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).