Data protection method and apparatus

US9509495B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9509495-B2
Application numberUS-201414455257-A
CountryUS
Kind codeB2
Filing dateAug 8, 2014
Priority dateAug 8, 2013
Publication dateNov 29, 2016
Grant dateNov 29, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A data protection method and apparatus that can protect data through encryption using a Boolean function is provided. The data protection method includes applying an inverse affine transformation to data to be encrypted using a Boolean function; applying round operations of an Advanced Encryption Standard (AES) cryptographic algorithm to the inverse-affine transformed data; and producing ciphertext data by applying an affine transformation to the result of the round operations.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for data protection, the method comprising: receiving a request to encrypt data using a Boolean function; applying, by a processor, an inverse affine transformation to the data to be encrypted using a Boolean function; applying, by the processor, round operations of an Advanced Encryption Standard (AES) cryptographic algorithm to the inverse-affine transformed data; and producing, by the processor ciphertext data by applying an affine transformation to the result of the round operations, wherein a storage unit stores data and instructions for performing the steps of applying an inverse affine transformation, applying round operations of an AES cryptographic algorithm, and producing the ciphertext. 2. The method of claim 1 , wherein applying the round operations comprises: repeating, for a preset number of rounds, an AddRoundKey operation to apply a round key, a SubBytes operation to replace each byte of the state with a corresponding entry, a ShiftRows operation to cyclically shift bytes in each row of the state, and a MixColumns operation to combine specific bytes in each column of the state, and performing the SubBytes operation, the ShiftRows operation and the AddRoundKey operation in the final round. 3. The method of claim 2 , wherein at least one of the round operations and the inverse affine transformation are combined to form input decoding. 4. The method of claim 3 , wherein the at least one of the round operations combined with the inverse affine transformation comprises the ShiftRows operation. 5. The method of claim 3 , wherein the input decoding is related to a linear transformation and key randomization. 6. The method of claim 5 , wherein a matrix for the linear transformation is composed of multiple sub-matrices and all elements of at least one of the multiple sub-matrices are zeros. 7. The method of claim 6 , wherein two sub-matrices among the multiple sub-matrices have non-zero elements, and all elements in at least one column of one of the two sub-matrices are zero. 8. The method of claim 7 , wherein each sub-matrix has a size of 8×8 and the at least one column is among the latter four columns. 9. The method of claim 1 , further comprising: decrypting the ciphertext data into plaintext data. 10. An apparatus for data protection, the apparatus comprising: a non-transitory computer-readable storage medium; and a processor configured to execute program instructions stored in the non-transitory computer-readable storage medium, wherein the non-transitory computer-readable storage medium stores program instructions which, when executed by the processor in response to a request to encrypt data using a Boolean function, performs the following steps: applying an inverse affine transformation to the data to be encrypted using a Boolean function; applying round operations of an Advanced Encryption Standard (AES) cryptographic algorithm to the inverse-affine transformed data; and producing ciphertext data by applying an affine transformation to the result of the round operations, wherein a non-transitory computer-readable storage medium, which may or may not be the same non-transitory computer-readable storage medium which stores the program instructions for performing the steps above, stores data for performing the steps of applying an inverse affine transformation, applying round operations of an AES cryptographic algorithm, and producing the ciphertext. 11. The apparatus of claim 10 , wherein the round operations are applied by repeating, for a preset number of rounds, an AddRoundKey operation to apply a round key, a SubBytes operation to replace each byte of the state with a corresponding entry, a ShiftRows operation to cyclically shift bytes in each row of the state, and a MixColumns operation to combine specific bytes in each column of the state, and performing the SubBytes operation, the ShiftRows operation and the AddRoundKey operation in the final round. 12. The apparatus of claim 11 , wherein at least one of the round operations and the inverse affine transformation are combined to form input decoding. 13. The apparatus of claim 12 , wherein the at least one of the round operations comprises the ShiftRows operation. 14. The apparatus of claim 12 , wherein the input decoding is related to a linear transformation and key randomization. 15. The apparatus of claim 14 , wherein a matrix for the linear transformation is composed of multiple sub-matrices and all elements of at least one of the multiple sub-matrices are zeros. 16. The apparatus of claim 15 , wherein two sub-matrices among the multiple sub-matrices have non-zero elements, and all elements in at least one column of one of the two sub-matrices are zero. 17. The apparatus of claim 16 , wherein each sub-matrix has a size of 8×8 and the at least one column is among the latter four columns. 18. The apparatus of claim 10 , wherein the program instructions, when executed by the processor in response to a request to encrypt data using a Boolean function, also performs the following step: decrypting the ciphertext data into plaintext data. 19. The apparatus of claim 10 , further comprising: a wireless communication unit to send and receive the ciphertext data.

Assignees

Inventors

Classifications

  • Apparatus or methods whereby a given sequence of signs, e.g. an intelligible text, is transformed into an unintelligible sequence of signs by transposing the signs or groups of signs or by replacing them by others according to a predetermined system (cryptographic typewriters G09C3/00) · CPC title

  • H04L9/0631Primary

    Substitution permutation network [SPN], i.e. cipher composed of a number of stages or rounds each involving linear and nonlinear transformations, e.g. AES algorithms · CPC title

  • Details relating to cryptographic hardware or logic circuitry · CPC title

  • G06F21/60Primary

    Protecting data · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9509495B2 cover?
A data protection method and apparatus that can protect data through encryption using a Boolean function is provided. The data protection method includes applying an inverse affine transformation to data to be encrypted using a Boolean function; applying round operations of an Advanced Encryption Standard (AES) cryptographic algorithm to the inverse-affine transformed data; and producing cipher…
Who is the assignee on this patent?
Samsung Electronics Co Ltd, Snu R&Db Foundation, Samsung Electronics Co Ltd
What technology area does this patent fall under?
Primary CPC classification H04L9/0631. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 29 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).