Phase-locked loop (pll)-based frequency synthesizer
US-2015015308-A1 · Jan 15, 2015 · US
Feedback loop frequency synthesizer device
US9509320B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9509320-B2 |
| Application number | US-201615004378-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 22, 2016 |
| Priority date | Jan 23, 2015 |
| Publication date | Nov 29, 2016 |
| Grant date | Nov 29, 2016 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
This frequency synthesis device comprises a servo circuit for the control of a frequency provided as output by a reference frequency received as input, with this circuit comprising a first phase accumulator clocked at a frequency linked to the reference frequency, a first digital-to-analog converter, a phase comparator, a loop filter and a controlled frequency oscillator providing an electrical signal oscillating at the output frequency. It further comprises a feedback loop connecting the output to the phase comparator, comprising a second phase accumulator clocked at a frequency linked to the output frequency and a second digital-to-analog converter. A reduction in dynamics by quantization is provided between each phase accumulator and each respective digital-to-analog converter, with this quantization being carried out by truncation of digital values of accumulated phases at the output of each phase accumulator.
First claim
Opening claim text (preview).
The invention claimed is: 1. A feedback-loop frequency synthesis device comprising: an input intended to receive an electrical signal oscillating at a reference frequency, an output intended to provide an electrical signal oscillating at an output frequency, a servo circuit for the control of the output frequency by the reference frequency, connecting the input to the output of the device and comprising a first phase accumulator clocked at a frequency linked to the reference f…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9509320B2 cover?
- This frequency synthesis device comprises a servo circuit for the control of a frequency provided as output by a reference frequency received as input, with this circuit comprising a first phase accumulator clocked at a frequency linked to the reference frequency, a first digital-to-analog converter, a phase comparator, a loop filter and a controlled frequency oscillator providing an electrical…
- Who is the assignee on this patent?
- Commissariat Energie Atomique, Commissariat L Energie Atomique Et Aux Energies Alternatives
- What technology area does this patent fall under?
- Primary CPC classification H03L7/085. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Nov 29 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).