Optoelectronic semiconductor device

US9508902B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9508902-B2
Application numberUS-56291709-A
CountryUS
Kind codeB2
Filing dateSep 18, 2009
Priority dateFeb 21, 2005
Publication dateNov 29, 2016
Grant dateNov 29, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An optoelectronic semiconductor device in accordance with an embodiment of present invention includes a conversion unit having a first side; an electrical connector; a contact layer having an outer perimeter; and at least three successive discontinuous-regions formed along the outer perimeter and having at least one different factor; wherein the electrical connector, the contact layer, and the discontinuous-regions are formed on the first side of the conversion unit.

First claim

Opening claim text (preview).

What is claimed is: 1. An optoelectronic semiconductor device, comprising: a substrate; a semiconductor system including a first conductivity layer, a second conductivity layer, and a conversion unit between the first conductivity layer and the second conductivity layer, wherein the first conductivity layer is closer to the substrate than the second conductivity layer is to the substrate, the second conductivity layer comprises a top surface perpendicular to a thickness direction of the semiconductor system, and in a top view of the semiconductor system, an outline of the first conductivity layer surrounds an outline of the second conductivity layer; an electrical connector on the semiconductor system; a contact layer having an outer perimeter extending around an entire outer edge of the contact layer and being at an inner side of the outline of the second conductivity layer in the top view of the semiconductor system; and at least three successive discontinuous regions connecting to the outer perimeter, extending inwardly from the outer perimeter in a non-periodic pattern, and extending parallel to the top surface of the second conductivity layer, wherein the at least three successive discontinuous regions have at least one different factor, and a bottom of the at least three successive discontinuous regions exposes the top surface of the second conductivity layer. 2. The optoelectronic semiconductor device of claim 1 , wherein the factor comprises an angle, a length, a width, a depth, or a distance. 3. The optoelectronic semiconductor device of claim 1 , wherein the electrical connector comprises a root part, a branch part, and an end part. 4. The optoelectronic semiconductor device of claim 1 , wherein the electrical connector further comprises a region connecting to an outer circuit. 5. The optoelectronic semiconductor device of claim 1 , wherein the electrical connector further comprises at least one intersection point with the discontinuous regions in one projection direction. 6. The optoelectronic semiconductor device of claim 1 , further comprising a current blocking region disposed under at least one of the discontinuous regions. 7. The optoelectronic semiconductor device of claim 1 , wherein each of the discontinuous regions comprises only one opening at the outer perimeter. 8. The optoelectronic semiconductor device of claim 1 , wherein the discontinuous regions comprise at least one current blocking region. 9. The optoelectronic semiconductor device of claim 1 , wherein the outer perimeter is the outermost perimeter of the contact layer. 10. An optoelectronic semiconductor device, comprising: a substrate; a semiconductor system including a first conductivity layer, a second conductivity layer, and a conversion unit between the first conductivity layer and the second conductivity layer, wherein the first conductivity layer is closer to the substrate than the second conductivity layer is to the substrate, the second conductivity layer comprises a top surface perpendicular to a thickness direction of the semiconductor system, and in a top view of the semiconductor system, an outline of the first conductivity layer surrounds an outline of the second conductivity layer; a first electrical connector adjacent to the conversion unit; a second electrical connector constructing one of two ends of a current channel with the first electrical connector; a contact layer having an outer perimeter extending around an entire outer edge of the contact layer and being at an inner side of the outline of the second conductivity layer in the top view of the semiconductor system; and a plurality of discontinuous regions connecting to the outer perimeter, extending inwardly from the outer perimeter in a non-periodic pattern, and extending parallel to the top surface of the second conductivity layer, wherein a bottom of the plurality of discontinuous regions exposes the top surface of the second conductivity layer. 11. The optoelectronic semiconductor device of claim 10 , wherein the distances from each discontinuous region to the nearest electrical connector are substantially the same. 12. The optoelectronic semiconductor device of claim 10 , wherein the conversion unit further comprises a first side and a second side opposite to the first side, and the first electrical connector and the second electrical connector are on the first side and on the second side, respectively. 13. The optoelectronic semiconductor device of claim 10 , wherein the substrate has a top side, and the first electrical connector and the second electrical connector are on the top side of the substrate. 14. The optoelectronic semiconductor device of claim 10 further comprising an ohmic contact region disposed under the contact layer, the discontinuous region, or both of them. 15. The optoelectronic semiconductor device of claim 10 , wherein at least one of the discontinuous regions deviates from an overall variation tendency. 16. The optoelectronic semiconductor device of claim 10 , wherein at least one of the first electrical connector and the second electrical connector is in bilateral symmetry. 17. The optoelectronic semiconductor device of claim 10 , wherein at least two of the discontinuous regions have a common opening at the outer perimeter. 18. The optoelectronic semiconductor device of claim 10 , wherein the outer perimeter is the outermost perimeter of the contact layer. 19. An optoelectronic semiconductor device, comprising: a substrate; a semiconductor system including a first conductivity layer, a second conductivity layer, and a conversion unit between the first conductivity layer and the second conductivity layer, wherein the first conductivity layer is closer to the substrate than the second conductivity layer is to the substrate, the second conductivity layer comprises a top surface perpendicular to a thickness direction of the semiconductor system, and in a top view of the semiconductor system, an outline of the first conductivity layer surrounds an outline of the second conductivity layer; an electrical connector disposed on one side of the conversion unit; a contact layer having an outer perimeter extending around an entire outer edge of the contact layer and being at an inner side of the outline of the second conductivity layer in the top view of the semiconductor system; and a plurality of discontinuous regions connecting to the outer perimeter, extending inwardly from the outer perimeter in a non-periodic pattern toward the electrical connector, extending parallel to the top surface of the second conductivity layer, and presenting an irregular variation in one dimension, and a bottom of the plurality of discontinuous regions exposes the top surface of the second conductivity layer. 20. The optoelectronic semiconductor device of claim 19 , wherein the contact layer and the discontinuous regions are disposed between the electrical connector and the conversion unit. 21. The optoelectronic semiconductor device of claim 19 , wherein the discontinuous regions have the discontinuity in at least one of the geometry, the material, the physical property, and the chemical property. 22. The optoelectronic semiconductor device of claim 19 , further comprising an ohmic contact region disposed under the contact layer, the discontinuous regions, or both of them; wherein the ohmic contact region includes a protruding space, a depressive space, or both of them, the geometry of which is at least one of th

Assignees

Inventors

Classifications

  • Coatings, e.g. passivation layers or antireflective coatings · CPC title

  • extending at least partially through the bodies · CPC title

  • Transparent materials · CPC title

  • H10H20/816Primary

    having carrier transport control structures, e.g. highly-doped semiconductor layers or current-blocking structures · CPC title

  • within the light-emitting regions, e.g. having quantum confinement structures · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9508902B2 cover?
An optoelectronic semiconductor device in accordance with an embodiment of present invention includes a conversion unit having a first side; an electrical connector; a contact layer having an outer perimeter; and at least three successive discontinuous-regions formed along the outer perimeter and having at least one different factor; wherein the electrical connector, the contact layer, and the …
Who is the assignee on this patent?
Ko Tsun-Kai, Hon Schang-Jing, Chung Chien-Kai, and 5 more
What technology area does this patent fall under?
Primary CPC classification H10H20/816. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 29 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).