Cmos current-mode square-root circuit
US-2015123724-A1 · May 7, 2015 · US
US9507970B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9507970-B2 |
| Application number | US-201615076599-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 21, 2016 |
| Priority date | Mar 23, 2015 |
| Publication date | Nov 29, 2016 |
| Grant date | Nov 29, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The CMOS current-mode squaring circuit includes a translinear loop. A rectifier is used to produce the absolute value of the input current. Carrier mobility reduction is taken into consideration to compute the drain current for short channel MOSFETs. Careful selection of CMOS aspect ratios provides error compensation due to carrier mobility reduction.
Opening claim text (preview).
We claim: 1. A CMOS current-mode squaring circuit, comprising: a translinear loop circuit accepting an input current, |I x |; a rectifier circuit in operable communication with the translinear loop circuit, the rectifier circuit providing the input current |I x | to the translinear loop circuit; a current mirror circuit connected to the translinear loop circuit; and a current subtracting circuit connected to the current mirror circuit, the current subtracting circuit having…
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.