Automatic compilation method and framework for generating a layout of integrated memory-compute circuit
US-2024403527-A1 · Dec 5, 2024 · US
Simulation apparatus and simulation method for determining soft error rates for a configured model
US9507895B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9507895-B2 |
| Application number | US-201113702636-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 13, 2011 |
| Priority date | Jun 8, 2010 |
| Publication date | Nov 29, 2016 |
| Grant date | Nov 29, 2016 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A simulation apparatus includes a discrete events simulation section to perform a discrete type simulation of components of a configured model as defined based on attribute information that is information on parts of the components of the defined configured model and connection information showing a connectional relationship among the components of the defined configured model; and a soft error rate computation processing section to compute a soft error rate of the defined configured model based on the simulation result of the discrete events simulation section and data on soft error rates in the attribute information.
First claim
Opening claim text (preview).
The invention claimed is: 1. A simulation apparatus comprising: a discrete events simulation processor configured to perform a discrete type simulation of a configured model comprising a plurality of different components based on attribute information associated with each of the plurality of different components of the configured model and based on connection information showing a connectional relationship among the plurality of different components of the configured model; a so…
Assignees
Inventors
Classifications
- G06F30/367Primary
Physics · mapped topic
- G06F30/33Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9507895B2 cover?
- A simulation apparatus includes a discrete events simulation section to perform a discrete type simulation of components of a configured model as defined based on attribute information that is information on parts of the components of the defined configured model and connection information showing a connectional relationship among the components of the defined configured model; and a soft error…
- Who is the assignee on this patent?
- Toba Tadanobu, Shimbo Kenichi, Ibe Hidefumi, and 2 more
- What technology area does this patent fall under?
- Primary CPC classification G06F30/367. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Nov 29 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).