Cross network bridging
US-12119958-B2 · Oct 15, 2024 · US
US9507752B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9507752-B2 |
| Application number | US-201213628771-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 27, 2012 |
| Priority date | Sep 27, 2012 |
| Publication date | Nov 29, 2016 |
| Grant date | Nov 29, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Methods, apparatus and systems for reducing usage of Doorbell Rings in connection with RDMA operations. A portion of system memory is employed as a Memory-Mapped Input/Output (MMIO) address space configured to be accessed via a hardware networking device. A Send Queue (SQ) is stored in MMIO and is used to facilitate processing of Work Requests (WRs) that are written to SQ entries by software and read from the SQ via the hardware networking device. The software and logic in the hardware networking device employ pointers identifying locations in the SQ corresponding to a next write WR entry slot and last read WR entry slot that are implemented to enable WRs to be written to and read from the SQ during ongoing operations under which the SQ is not emptied such that doorbell rings to notify the hardware networking device that new WRs have been written to the SQ are not required.
Opening claim text (preview).
What is claimed is: 1. A method for facilitating Remote Direct Memory Access (RDMA) operations via a computer having system memory, comprising: mapping a portion of system memory to a Memory-Mapped Input/Output (MMIO) address space configured to be accessed via a hardware networking device writing, via software, a plurality of Work Requests (WRs) to a Send Queue (SQ) in the MMIO address space; reading, via the hardware networking device, WRs from the SQ; employing a first pointer i…
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.