Memory performance evaluation using address mapping information
US-2024394164-A1 · Nov 28, 2024 · US
Hibernation based on page source
US9507709B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9507709-B2 |
| Application number | US-201214391226-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 29, 2012 |
| Priority date | May 29, 2012 |
| Publication date | Nov 29, 2016 |
| Grant date | Nov 29, 2016 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Example embodiments disclosed herein relate to hibernation. A device includes a non-volatile memory including a solid state memory and a volatile memory. The volatile memory includes a plurality of pages. One or more of the pages are caused to be stored to non-volatile memory based on whether the respective pages are sourced from the solid state memory.
First claim
Opening claim text (preview).
What is claimed is: 1. A computing device comprising: non-volatile memory including a solid state memory; volatile memory to include a plurality of pages, wherein a set of the pages is also stored on the solid state memory; a page table that tracks the pages, wherein the page table includes a source register for each of the pages that indicates whether the respective page is sourced from the solid state memory, wherein the page table further includes a validity register for ea…
Assignees
Inventors
Classifications
- G06F12/0246Primary
Physics · mapped topic
Physics · mapped topic
- G06F12/1009Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9507709B2 cover?
- Example embodiments disclosed herein relate to hibernation. A device includes a non-volatile memory including a solid state memory and a volatile memory. The volatile memory includes a plurality of pages. One or more of the pages are caused to be stored to non-volatile memory based on whether the respective pages are sourced from the solid state memory.
- Who is the assignee on this patent?
- Atkinson Lee Warren, Hewlett Packard Development Co Lp
- What technology area does this patent fall under?
- Primary CPC classification G06F12/0246. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Nov 29 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).