Data reading method, memory storage device and memory controlling circuit unit

US9507658B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9507658-B2
Application numberUS-201414583118-A
CountryUS
Kind codeB2
Filing dateDec 25, 2014
Priority dateNov 7, 2014
Publication dateNov 29, 2016
Grant dateNov 29, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A data reading method, a memory storage device and a memory controlling circuit unit are provided. The method includes: receiving a first read command; setting a plurality of first read events in a multi trigger queue (MTQ) according to the first read command, wherein the first read events include a general read event and at least one cache read event; sending a first read command sequence according to at least one of the first read events and receiving first data from a rewritable non-volatile memory module; and if a decoding for the first data fails, resetting the MTQ, and sending at least one second read command sequence according to at least one second read event in the reset MTQ, wherein the at least one second read event includes at least one of the at least one cache reading event.

First claim

Opening claim text (preview).

What is claimed is: 1. A data reading method for a rewritable non-volatile memory module, and the data reading method comprising: setting a multi trigger queue; receiving a first read command from a host system; setting a plurality of first read events in the multi trigger queue according to the first read command, wherein the first read events comprise one general read event and at least one cache read event, wherein data to be read corresponding to the general read event and data to be read corresponding to the at least one cache read event belong to continuous data, the data to be read corresponding to the general read event is requested by the first read command, and the data to be read corresponding to the at least one cache read event is not requested by the first read command; sending at least one first read command sequence according to at least one of the first read events and receiving first data from the rewritable non-volatile memory module in response to the at least one first read command sequence; executing a decoding for the first data; and if the decoding for the first data fails, resetting the multi trigger queue, and sending at least one second read command sequence according to at least one second read event in the reset multi trigger queue, wherein the at least one second read event comprises at least one first cache read event in the at least one cache read event. 2. The data reading method of claim 1 , wherein the rewritable non-volatile memory module comprises a storage area and a buffer area, wherein the at least one first read command sequence instructs to read the first data from the storage area, and the at least one second read command instructs to read second data from the storage area, wherein the first data is read to the buffer area from the storage area and transmitted to a buffer memory of a memory controlling circuit unit from the buffer area, wherein the second data is read to the buffer area from the storage area and transmitted to the buffer memory from the buffer area. 3. The data reading method of claim 1 , wherein the step of resetting the multi trigger queue comprises: setting a read event corresponding to a data decoding failure in the first read events to be a pending event, wherein the pending event is a foremost read event arranged in the at least one second read event. 4. The data reading method of claim 1 , wherein the step of resetting the multi trigger queue comprises: setting a read event corresponding to a data decoding failure in the first read events to be a pending event, wherein the pending event does not exist in the multi trigger queue. 5. The data reading method of claim 4 , wherein before the step of sending the at least one second read command sequence according to the at least one second read event in the reset multi trigger queue, the data reading method further comprises: repeatedly executing the pending event until correct data is obtained. 6. The data reading method of claim 1 , further comprising: temporarily storing the first data in a buffer memory of a memory controlling circuit unit; and if the decoding for the first data does not fail, transmitting data requested by the first read command in the first data from the buffer memory to the host system, and sending at least one third read command sequence according to at least one third read event not yet executed in the first read events, wherein the at least one third read event comprises at least one second cache read event in the at least one cache read event. 7. The data reading method of claim 6 , further comprising: receiving third data from the rewritable non-volatile memory module in response to the at least one third read command sequence; executing a decoding for the third data; and if the decoding for the third data fails, resetting the multi trigger queue, and sending at least one fourth read command sequence according to at least one fourth read event in the reset multi trigger queue, wherein the at least one fourth read event comprises at least one third cache read event in the at least one cache read event. 8. The data reading method of claim 1 , wherein the step of setting the first read events in the multi trigger queue according to the first read command comprises: setting the first read events in the multi trigger queue according to the first read command by a queue management firmware executed by a memory controlling circuit unit, wherein the step of sending the at least one first read command sequence according to the at least one of the first read events comprises: inquiring the multi trigger queue and sending the at least one first read command sequence according to the at least one of the first read events by a memory management circuit in the memory controlling circuit unit. 9. The data reading method of claim 1 , wherein before the step of sending the at least one first read command sequence according to the at least one of the first read events, the data reading method further comprises: writing first read event information of one of the first read events into a first register in a buffer memory; writing second read event information of another one of the first read events in a second register of the buffer memory; and reading the first read event information in the first register and the second read event information in the second register according to a predetermined rule. 10. A memory storage device, comprising: a connection interface unit, configured to couple to a host system; a rewritable non-volatile memory module; and a memory controlling circuit unit, coupled to the connection interface unit and the rewritable non-volatile memory module, wherein the memory controlling circuit unit is configured to set a multi trigger queue, wherein the memory controlling circuit unit is further configured to receive a first read command from the host system, wherein the memory controlling circuit unit is further configured to set a plurality of first read events in the multi trigger queue according to the first read command, wherein the first read events comprise one general read event and at least one cache read event, wherein data to be read corresponding to the general read event and data to be read corresponding to the at least one cache read event belong to continuous data, the data to be read corresponding to the general read event is requested by the first read command, and the data to be read corresponding to the at least one cache read event is not requested by the first read command, wherein the memory controlling circuit unit is further configured to send at least one first read command sequence according to at least one of the first read events and receive first data from the rewritable non-volatile memory module in response to the at least one first read command sequence, wherein the memory controlling circuit unit is further configured to execute a decoding for the first data, wherein if the decoding for the first data fails, the memory controlling circuit unit is further configured to reset the multi trigger queue, and send at least one second read command sequence according to at least one second read event in the reset multi trigger queue, wherein the at least one second read event comprises at least one first cache read event in the at least one cache read event. 11. The memory storage device of claim 10 , wherein the rewritable non-volatile memory module comprises a storage area and a buffer area, wherein the at least one first read command sequence instructs to read the first data from the storage area, and the at least one second read command instructs to read second data from the storage area, wh

Assignees

Inventors

Classifications

  • in block erasable memory, e.g. flash memory · CPC title

  • in a memory management context, e.g. virtual memory or cache management (memory management G06F12/00; testing of static memory units G11C29/00) · CPC title

  • Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory · CPC title

  • Reliability improvement, data loss prevention, degraded operation etc · CPC title

  • Remedial or corrective actions (recovery from an exception in an instruction pipeline G06F9/3861; by retry G06F11/1402; for recovering from a failure of a protocol instance or entity H04L69/40) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9507658B2 cover?
A data reading method, a memory storage device and a memory controlling circuit unit are provided. The method includes: receiving a first read command; setting a plurality of first read events in a multi trigger queue (MTQ) according to the first read command, wherein the first read events include a general read event and at least one cache read event; sending a first read command sequence acco…
Who is the assignee on this patent?
Phison Electronics Corp
What technology area does this patent fall under?
Primary CPC classification G06F12/0246. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Nov 29 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).