Multi-branch determination syntax optimization apparatus
US-9715374-B2 · Jul 25, 2017 · US
Method, computer program product, and device for selectively allocating memory
US9507574B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9507574-B2 |
| Application number | US-53604706-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 28, 2006 |
| Priority date | Sep 28, 2006 |
| Publication date | Nov 29, 2016 |
| Grant date | Nov 29, 2016 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Expressions are selectively retrieved from memory during compilation by scanning code for expressions that can be effectively accessed directly from highly cached memory without needing to be loaded into a register, e.g., expressions that are not modified by the rest of the code. The scanning may include examining the use of the expression. Those expressions may be retrieved directly from the highly cached memory rather than being loaded into registers. This reduces compilation time.
First claim
Opening claim text (preview).
What is claimed is: 1. A method for selectively retrieving expressions from memory during compilation, comprising: scanning code for expressions that can be effectively accessed from highly cached memory without being loaded into registers, wherein scanning the code includes: creating a bit vector to represent a plurality of expressions in a code region; initializing bits of the bit vector as set such that the expressions in the code region are initially marked as candidates fo…
Assignees
Inventors
Classifications
- G06F8/425Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9507574B2 cover?
- Expressions are selectively retrieved from memory during compilation by scanning code for expressions that can be effectively accessed directly from highly cached memory without needing to be loaded into a register, e.g., expressions that are not modified by the rest of the code. The scanning may include examining the use of the expression. Those expressions may be retrieved directly from the h…
- Who is the assignee on this patent?
- Mitran Marcel, Sundaresan Vijay, Vaseilevskiy Alexander, and 1 more
- What technology area does this patent fall under?
- Primary CPC classification G06F8/425. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Nov 29 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).