Memory module including memory devices to which unit id is assigned and storage device including the same
US-2024345944-A1 · Oct 17, 2024 · US
US9502085B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9502085-B2 |
| Application number | US-201514672442-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 30, 2015 |
| Priority date | Aug 5, 2011 |
| Publication date | Nov 22, 2016 |
| Grant date | Nov 22, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A memory module comprises a module interface having module data-group ports to communicate data as respective data groups, a command port to receive memory-access commands, a first memory device including a first device data-group port, a second memory device including a second device data-group port, and a signal buffer coupled between the module interface and each of the first and second devices. In a first mode, in response to the memory-access commands, the signal buffer communicates the data group associated with each of the first and second device data-group ports via a respective one of the module data-group ports. In a second mode, in response to the memory-access commands, the signal buffer alternatively communicates the data group associated with the first device data-group port or the data group associated with the second device data-group port via the same one of the module data-group ports.
Opening claim text (preview).
What is claimed is: 1. A method for configuring a data width of a memory module, the memory module having memory devices and module data-group ports to communicate respective data groups, the method comprising: sensing a value indicative of the data width; responsive to a first value indicative of a first data width, coupling each module-data group port to a respective one of the memory devices; responsive to a second value indicative of a second data width, alternatively coup…
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Cross-Sectional Technologies · mapped topic
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.