Polymorphic computing architectures

US9501666B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9501666-B2
Application numberUS-201314052266-A
CountryUS
Kind codeB2
Filing dateOct 11, 2013
Priority dateApr 29, 2013
Publication dateNov 22, 2016
Grant dateNov 22, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Polymorphic computing architectures can support and control separate, independently executable domains and other components on a computing platform. In some embodiments, the architectures may control the different domains and/or components according to different purposes. In some embodiments, the architectures can control domains and/or components to enforce a desired “purpose” of a domain/component while simultaneously denying a corresponding “anti-purpose”.

First claim

Opening claim text (preview).

The invention claimed is: 1. A computing device, comprising: a processing unit comprising one or more hardware processors; a context detector in communication with the processing unit to receive data indicating a current operating context of a use purpose of the computing device; shared system resources in communication with the processing unit, the shared system resources comprising one or more of a telephony subsystem, a camera subsystem, and a network subsystem; machine accessible storage media; and a plurality of well-defined communication channels operably coupling the processing unit with the context detector, the shared system resources, and the machine accessible storage media, wherein the machine accessible storage media has embodied therein: a plurality of isolated independently executable domains, wherein the plurality of isolated independently executable domains comprise at least one personal domain and at least one non-personal domain, each domain having a domain-specific purpose governing use by the domain of the shared system resources, the domain-specific purpose being different for each of the domains, and wherein the processing unit monitors, with the context detector, the current operating context of the computing device and, for each of the domains: enables the domain to use the shared system resources if the current operating context of the computing device does not conflict with the domain's domain-specific purpose; disables the domain's use of one or more of the shared system resources if the current operating context conflicts with the domain-specific purpose; and enables data to be shared by the domain with another domain on the computing device if the current operating context does not conflict with the domain-specific purpose; wherein the processing unit modifies the domain's use of one or more of the shared system resources without fully disabling the domain's use of the one or more of the shared system resources when the current operating context conflicts with the domain-specific purpose; and wherein the processing unit causes data to be modified before the data is shared by the domain with another entity, when the current operating context conflicts with the domain-specific purpose. 2. The computing device of claim 1 , wherein the processing unit prevents data from being shared by the domain with another domain on the computing device if the current operating context conflicts with the domain-specific purpose. 3. A polymorphic computing device, comprising: a processing unit comprising one or more processors; one or more context detectors in communication with the processing unit to receive data indicating a current operating context of a use purpose of the polymorphic computing device; shared system resources in communication with the processing unit; and machine accessible storage media having embodied therein: a plurality of independently executable domains, wherein the plurality of isolated independently executable domains comprise at least one personal domain and at least one non-personal domain, each domain having a domain-specific purpose governing use by the domain of the shared system resources, and a plurality of components executable within the domain, each component comprising a component-specific purpose governing the sharing of component resources by the component with other components; an integrity verification system to verify the integrity of each of the domains and components independently of any operating system running on the polymorphic computing device; a provisioning system to provision each of the components for use on the polymorphic computing device independently of the provisioning of the other components and according to the component-specific purpose; a policy arbitration system to determine a global policy for use of the shared system resources by the domains, wherein the global policy is a combination of all of the domain-specific purposes that does not violate any of the domain-specific purposes and the policy arbitration system enforces the global policy during operation of the polymorphic computing device; and a domain manager to activate and deactivate the domains on the polymorphic computing device in accordance with the global policy; wherein the processing unit selectively executes the domains, the components, the integrity verification system, the provisioning system, the policy arbitration system, and the domain manager in response to the data indicating a current operating context of the polymorphic computing device; wherein data is shared by ones of the domains with another domain on the computing device if the current operating context does not conflict with the domain-specific purpose; and wherein each component has a component-specific anti-purpose corresponding to the component-specific purpose, and the provisioning system provisions each of the components for use on the polymorphic computing device to Prevent execution of the component-specific anti-purpose. 4. The polymorphic computing device of claim 3 , wherein both the domain-specific purpose and the component-specific purpose are defined differently for different operating contexts of the polymorphic computing device. 5. The polymorphic computing device of claim 3 , wherein the domain-specific purposes are different for each of the plurality of domains. 6. The polymorphic computing device of claim 3 , wherein the component-specific purposes are different for each of the plurality of components. 7. The polymorphic computing device of claim 3 , wherein each domain has a domain-specific anti-purpose corresponding to the domain-specific purpose, and the policy arbitration system enforces the global policy to prevent execution of the domain-specific anti-purposes. 8. The polymorphic computing device of claim 3 , wherein the polymorphic computing device is arranged according to a Multiple Independent Levels of Security (MILS) architecture, each of the domains is memory-isolated from each of the other domains, and each of the domains communicates with other domains only through well-defined communication channels. 9. The polymorphic computing device of claim 3 , wherein the polymorphic computing device comprises a mobile computing device arranged according to a mobile device virtualization architecture. 10. A computing device, comprising: a processing unit comprising one or more hardware processors; a context detector in communication with the processing unit to receive data indicating a current operating context of a use purpose of the computing device; shared system resources in communication with the processing unit, the shared system resources comprising one or more of a telephony subsystem, a camera subsystem, and a network subsystem; machine accessible storage media; and a plurality of well-defined communication channels operably coupling the processing unit with the context detector, the shared system resources, and the machine accessible storage media, wherein the machine accessible storage media has embodied therein: a plurality of isolated independently executable domains, wherein the plurality of isolated independently executable domains comprise at least one personal domain and at least one non-personal domain, each domain having a domain-specific purpose governing use by the domain of the shared system resources, the domain-specific purpose being different for each of the domains and wherein the processing unit monitors, with the context detector, the current operating context of the computing device and, for each of the domains: enables the domain to use the shared system resources if the current operating context of the computing device does not confl

Assignees

Inventors

Classifications

  • Protecting data · CPC title

  • Auditing as a secondary aspect · CPC title

  • for managing network security; network security policies in general (filtering policies H04L63/0227) · CPC title

  • Authentication · CPC title

  • Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9501666B2 cover?
Polymorphic computing architectures can support and control separate, independently executable domains and other components on a computing platform. In some embodiments, the architectures may control the different domains and/or components according to different purposes. In some embodiments, the architectures can control domains and/or components to enforce a desired “purpose” of a domain/comp…
Who is the assignee on this patent?
Stanford Res Inst Int
What technology area does this patent fall under?
Primary CPC classification G06F21/74. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Nov 22 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).