Method for doping a GaN-base semiconductor

US9496348B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9496348-B2
Application numberUS-201514855761-A
CountryUS
Kind codeB2
Filing dateSep 16, 2015
Priority dateSep 26, 2014
Publication dateNov 15, 2016
Grant dateNov 15, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The method for doping a GaN-base semiconductor to fabricate a p-n junction includes a first step consisting in providing a substrate including a GaN-base semiconductor material layer covered by a silicon-base mask. The method includes a second step of performing implantation of impurities in the mask so as to transfer additional dopant impurities of Si type by diffusion from the mask to the semiconductor material layer to form an n-type area adjacent to a p-type area. Configured heat treatment is then performed to activate the dopant impurities and the additional dopant impurities.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method for doping a semiconductor GaN-base to fabricate a p-n junction, comprising the following steps: providing a substrate comprising a GaN-base semiconductor material layer covered by a silicon-base mask, implanting dopant impurities in the mask so as to transfer additional dopant impurities of Si type by diffusion from the mask to the GaN-base semiconductor material layer to form an n-type area adjacent to a p-type area, performing thermal annealing configured to activate the dopant impurities and the additional dopant impurities. 2. The method for doping a semiconductor according to claim 1 , wherein the mask partially covers the substrate so as to define an area covered by the mask and an uncovered area. 3. The method for doping a semiconductor according to claim 1 , wherein the dopant impurities are of p-type. 4. The method for doping a semiconductor according to claim 1 , wherein the mean implantation depth of the dopant impurities is located at a distance at least equal to 300 nm from the interface between the mask and the semiconductor material layer so as to incorporate additional dopant impurities in the semiconductor material layer. 5. The method for doping a semiconductor according to claim 1 , comprising a deposition step of a cap layer performed before the heat treatment step. 6. The method for doping a semiconductor according to claim 5 , wherein the deposition step of the cap layer is performed before the implantation step of the dopant impurities. 7. The method for doping a semiconductor according to claim 5 , wherein deposition of the cap layer is performed after the implantation step of the dopant impurities and of the additional dopant impurities. 8. The method for doping a semiconductor according to claim 5 , wherein the material of the cap layer is chosen from aluminium oxide, aluminium nitride, silicon oxide, or silicon nitride of SixNy type, amorphous silicon and compounds of HfSixOy type. 9. The method for doping a semiconductor according to claim 5 , comprising a take-off step of the cap layer by etching after the heat treatment. 10. The method for doping a semiconductor according to claim 1 , wherein the implantation step is performed at a temperature comprised between 15 and 700° C. 11. The method for doping a semiconductor according to claim 1 , wherein the heat treatment step is a combination of at least two anneals of different durations and temperatures. 12. The method for doping a semiconductor according to claim 11 , wherein at least one of the anneals is performed at a temperature of more 1000° C. 13. The method for doping a semiconductor according to claim 1 , wherein the thickness of the mask is comprised between 2 and 400 nm. 14. The method for doping a semiconductor according to claim 1 , wherein the thickness of the semiconductor material layer is comprised between 5 nm and 10 μm.

Assignees

Inventors

Classifications

  • of Group III-V semiconductors · CPC title

  • Thermal treatments, e.g. annealing or sintering · CPC title

  • of inorganic materials · CPC title

  • H10P30/206Primary

    into Group III-V semiconductors · CPC title

  • of electrically active species · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9496348B2 cover?
The method for doping a GaN-base semiconductor to fabricate a p-n junction includes a first step consisting in providing a substrate including a GaN-base semiconductor material layer covered by a silicon-base mask. The method includes a second step of performing implantation of impurities in the mask so as to transfer additional dopant impurities of Si type by diffusion from the mask to the sem…
Who is the assignee on this patent?
Commissariat Á L'Energie Atomique Et Aux Energies Alternatives, Commissariat à l'Energie Atomique et aux Energies Alternatives
What technology area does this patent fall under?
Primary CPC classification H10P30/206. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 15 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).