Residual material detection in backdrilled stubs
US-9341670-B2 · May 17, 2016 · US
US9488690B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9488690-B2 |
| Application number | US-201414462628-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 19, 2014 |
| Priority date | May 20, 2014 |
| Publication date | Nov 8, 2016 |
| Grant date | Nov 8, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A stub of a via formed in a printed circuit board is backdrilled to a predetermined depth. A capacitance probe is positioned within the via. Then the capacitance probe is used to obtain a test capacitance measurement. The test capacitance measurement is compared to a predetermined baseline capacitance measurement. Residual conductive plating material in the backdrilled stub causes the test capacitance measurement to exceed the predetermined baseline capacitance measurement. An indication is made that the predetermined baseline capacitance measurement has been exceeded.
Opening claim text (preview).
What is claimed is: 1. A method for measuring and assessing the adequacy of a backdrilling operation, the method comprising: backdrilling a stub of a via formed in a printed circuit board to a predetermined depth; positioning a capacitance probe within the via; subsequent to the backdrilling to the predetermined depth and the positioning the capacitance probe, using the capacitance probe to obtain a test capacitance measurement; comparing the test capacitance measurement to a predetermined baseline capacitance measurement, residual conductive plating material in the backdrilled stub causing the test capacitance measurement to exceed the predetermined baseline capacitance measurement; and indicating that the test capacitance measurement exceeds the predetermined baseline capacitance measurement. 2. The method of claim 1 , wherein the backdrilling is performed by a drilling device of a printed circuit board manufacturing machine, and wherein the positioning the capacitance probe is performed by a probe deployment device of the printed circuit board manufacturing machine. 3. The method of claim 2 , wherein the drilling device comprises a drill bit. 4. The method of claim 3 , wherein the probe deployment device comprises the drilling device, and wherein the capacitance probe comprises the drill bit. 5. The method of claim 3 , wherein the drill bit is hollow, and wherein the positioning of the capacitance probe further comprises moving the capacitance probe through an end of the drill bit. 6. The method of claim 2 , further comprising: backdrilling, using a second drilling device of the printed circuit board manufacturing machine, a second stub of a second via formed in a second printed circuit board to a second predetermined depth, the backdrilling of the second stub occurring substantially simultaneously with the backdrilling of the stub; positioning, using a second probe deployment device of the printed circuit board manufacturing machine, a second capacitance probe within the second via, the positioning of the second capacitance probe occurring substantially simultaneously with the positioning of the capacitance probe; using the second capacitance probe to obtain a second test capacitance measurement; comparing the second test capacitance measurement to a second predetermined baseline capacitance measurement, the second test capacitance measurement not exceeding the second predetermined baseline capacitance measurement; and indicating that the second test capacitance measurement does not exceed the second predetermined baseline capacitance measurement. 7. The method of claim 1 , wherein the comparing the test capacitance measurement to the baseline capacitance measurement is performed by a computer operatively coupled to the capacitance probe. 8. The method of claim 1 , wherein the conductive plating material comprises Copper. 9. The method of claim 1 , further comprising: re-drilling the stub. 10. The method of claim 1 , further comprising: adjusting the predetermined baseline capacitance measurement based on the sensitivity of an interface with which the via is intended to be associated.
Testing of electronic circuits, e.g. by signal tracer ({EMC, EMP or similar testing of electronic circuits G01R31/002;} testing for short-circuits, discontinuities, leakage or incorrect line connection G01R31/50; checking computers {or computer components} G06F11/00; checking static stores for correct operation G11C29/00 {; testing receivers or transmitters of transmission systems H04B17/00}) · CPC title
Acoustic transducer · CPC title
Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers · CPC title
Measuring capacitance (capacitive sensors G01D5/24) · CPC title
related to vias or transitions between vias and transmission lines · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.