Dual mode power supply controller with current regulation

US9484805B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9484805-B2
Application numberUS-201213664979-A
CountryUS
Kind codeB2
Filing dateOct 31, 2012
Priority dateOct 31, 2012
Publication dateNov 1, 2016
Grant dateNov 1, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A power conversion circuit includes a voltage boost circuit including a boost inductor configured to generate an output voltage in response to an input voltage, and a boost controller configured to control operation of the voltage boost circuit. The boost controller is configured to control operation of the voltage boost circuit in response to a level of current in the boost inductor.

First claim

Opening claim text (preview).

What is claimed is: 1. A power conversion circuit, comprising: a voltage boost circuit including a boost inductor and being configured to generate an output voltage in response to an input voltage; a boost controller configured to control operation of the voltage boost circuit; wherein the boost controller is configured to control operation of the voltage boost circuit in response to a level of current in the boost inductor; wherein the boost controller is configured to control a pulse width modulation signal that is supplied to the voltage boost circuit in response to a level of a load current by generating an error signal in response to the load current, wherein the error signal is a function of a difference between an actual load current and a target load current; wherein the boost controller is further configured to generate a first, current (I CS ) that is representative of the current in the boost inductor, to generate a current sense signal (V ICS ) in response to the first current, to compare the current sense signal to a threshold voltage, and to change a state of the pulse width modulation signal in response to the current sense signal reaching the threshold voltage; and wherein the boost controller is further configured to generate a comparison signal in response to the load current, to generate a feedforward voltage signal in response to a feedforward signal (I FF ) that is representative of a level of a rectified input voltage signal, to multiply the comparison signal by the feedforward signal to obtain an error signal, and to compare the current sense signal to the error signal. 2. The power conversion circuit of claim 1 , wherein the power conversion circuit is configurable to be operated in one of a hysteretic mode in which the level of current in the boost inductor is allowed to vary between a first low level and a first high level, and a critical current mode in which the level of current in the boost inductor is allowed to vary between a second low level and a second high level that follows a rectified input voltage. 3. The power conversion circuit of claim 1 , wherein the boost controller is configured to generate the threshold level in response to the error signal. 4. The power conversion circuit of claim 1 , wherein the boost controller comprises a voltage clamp that is configured to clamp a level of the error signal between a high voltage and a low voltage. 5. The power conversion circuit of claim 1 , wherein the boost controller is configured to set the pulse width modulation signal to a first voltage level in response to the current sense signal falling to zero and to reset the pulse width modulation signal to a second voltage level in response to the current sense signal rising above the error signal. 6. The power conversion circuit of claim 5 , wherein the boost controller comprises pulse width modulation controller that is configured to receive the current sense signal, the combined voltage signal and the threshold voltage and responsively generate the pulse width modulation signal. 7. The power conversion circuit of claim 6 , wherein the pulse width modulation controller comprises a first comparator configured to receive the current sense signal and the threshold voltage and to generate a RESET signal in response to a comparison of the current sense signal and the threshold voltage, a second comparator configured to receive the combined voltage signal and the threshold voltage and to generate a SET signal in response to a comparison of the combined voltage signal and the threshold voltage, and a data latch coupled to the first and second comparator and configured to control the pulse width modulation signal in response to the SET signal and the RESET signal. 8. The power conversion circuit of claim 1 , wherein the boost controller is further configured to change the state of the pulse width modulation signal in response to the current sense signal falling below a first reference current or exceeding a second reference current. 9. A power conversion circuit, comprising: a voltage boost circuit including a boost inductor and being configured to generate an output voltage in response to an input voltage; and a boost controller configured to control operation of the voltage boost circuit; wherein the boost controller is configured to control operation of the voltage boost circuit in response to a level of current in the boost inductor, and wherein the boost controller is configured to control a pulse width modulation signal that is supplied to the voltage boost circuit in response to a level of a load current by generating an error signal in response to the load current, wherein the error signal is a function of a difference between an actual load current and a target load current; wherein the boost controller is further configured to generate a first current (I CS ) that is representative of the current in the boost inductor, to generate a current sense signal (V ICS ) in response to the first current, to compare the current sense signal to a threshold voltage, and to change a state of the pulse width modulation signal in response to the current sense signal reaching the threshold voltage; wherein the boost controller is further configured to generate a second current (I HYS ), to add the first current (I CS ) to the second current to generate a combined current (I HYS +I CS ), to generate a combined voltage signal in response to the combined current, to compare the combined voltage signal to the threshold voltage; and wherein the boost controller is configured to change a state of the pulse width modulation signal to a first state in response to the current sense signal exceeding the threshold voltage and to change the state of the pulse width modulation signal to a second state in response to the combined voltage signal falling below the threshold voltage. 10. A power conversion circuit, comprising: a voltage boost circuit including a boost inductor and being configured to generate an output voltage in response to an input voltage; and a boost controller configured to control operation of the voltage boost circuit; wherein the boost controller is configured to control operation of the voltage boost circuit in response to a level of current in the boost inductor, wherein the boost controller is further configured to generate a first current (I CS ) that is representative of the current in the boost inductor, to generate a current sense signal (V ICS ) in response to the first current, to compare the current sense signal to a threshold voltage, and to change a state of the pulse width modulation signal in response to the current sense signal reaching the threshold voltage; wherein the boost controller is further configured to generate a second current (I HYS ), to add the first current (I CS ) to the second current to generate a combined current (I HYS +I CS ), to generate a combined voltage signal in response to the combined current, and to compare the combined voltage signal to the threshold voltage; and wherein the boost controller is configured to set the pulse width modulation signal to a first voltage level in response to the combined voltage signal falling below the threshold voltage and to reset the pulse width modulation signal to a second voltage level in response to the current sense signal rising above the threshold voltage. 11. The power conversion circuit of claim 10 , wherein the boost controller is configured to generate an error signal in response to a load current and to generate the threshold voltage in response to the error signal. 12. The power conversion circuit of claim 10 , wherein the boost controller comprises a pulse

Assignees

Inventors

Classifications

  • Cross-Sectional Technologies · mapped topic

  • H02M1/4225Primary

    using a non-isolated boost converter · CPC title

  • Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9484805B2 cover?
A power conversion circuit includes a voltage boost circuit including a boost inductor configured to generate an output voltage in response to an input voltage, and a boost controller configured to control operation of the voltage boost circuit. The boost controller is configured to control operation of the voltage boost circuit in response to a level of current in the boost inductor.
Who is the assignee on this patent?
Cree Inc
What technology area does this patent fall under?
Primary CPC classification H02M1/4225. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).