Pixel circuit and display panel
US-2024428730-A1 · Dec 26, 2024 · US
US9484547B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9484547-B2 |
| Application number | US-201414245160-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 4, 2014 |
| Priority date | Oct 30, 2013 |
| Publication date | Nov 1, 2016 |
| Grant date | Nov 1, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An organic light-emitting diode (OLED) display is disclosed. In one aspect, the OLED display includes a lower substrate including a display area and a non-display area surrounding the display area, wherein a plurality of pixels are formed in the display area. The OLED display also includes an embedded circuit formed in the configured to apply a plurality of signals to the pixels, and an initialization wiring formed in the non-display area and configured to apply an initialization voltage to each of the pixels. The initialization circuit is formed in a layer so as to at least partially overlap with the area of the embedded circuit.
Opening claim text (preview).
What is claimed is: 1. An organic light-emitting diode (OLED) display, comprising: a lower substrate comprising a display area and a non-display area surrounding the display area, wherein a plurality of pixels are formed in the display area; an embedded circuit formed in the non-display area and configured to apply a plurality of driving signals to the pixels; an initialization wiring formed in the non-display area and configured to apply an initialization voltage to each of the pixels, wherein the initialization wiring is formed over and so as to at least partially overlap the embedded circuit; a connection wiring formed in the non-display area; and a power wiring formed in the non-display area and configured to apply a common voltage to the pixels via the connection wiring, wherein the connection wiring and the initialization wiring are formed of the same material, and wherein each of the pixels comprises a pixel electrode, a counter electrode, and an intermediate layer interposed between the pixel electrode and the counter electrode. 2. The OLED display of claim 1 , wherein the initialization wiring completely overlaps the embedded circuit. 3. The OLED display of claim 2 , wherein the initialization wiring is formed in the same layer as the pixel electrodes. 4. The OLED display of claim 3 , wherein the connection wiring and the initialization wiring are formed of a transparent conductive oxide material. 5. The OLED display of claim 3 , further comprising: a seal formed adjacent to outer edges of the non-display area, wherein the power wiring is formed between the seal and the embedded circuit. 6. The organic light-emitting display apparatus of claim 5 , wherein a portion of the initialization wiring overlaps the embedded circuit. 7. The OLED display of claim 6 , wherein the initialization wiring comprises i) a lower layer formed in the same layer as the power wiring and ii) an upper layer electrically connected to the lower layer and formed in the same layer as the pixel electrodes. 8. The OLED display of claim 7 , wherein the lower layer substantially completely overlaps the upper layer and wherein the width of the lower layer is less than the width of the upper layer. 9. The OLED display of claim 7 , wherein the upper layer is formed of a transparent conductive oxide material and wherein the lower layer is formed of a metallic material. 10. The OLED display of claim 1 , wherein the embedded circuit and the initialization wiring are substantially symmetrically formed adjacent to opposing edges of the display area. 11. The OLED display of claim 1 , wherein the embedded circuit comprises at least one of a scan driver or an emission driver. 12. A method of manufacturing an organic light-emitting diode (OLED) display, comprising: providing a substrate that comprises a display area and a non-display area surrounding the display area; forming a plurality pixel circuits over the substrate in the display area; forming an embedded circuit over the substrate in the non-display area; forming a power wiring over the substrate in the non-display area; forming an insulating layer so as to cover all of the pixel circuits and the embedded circuit; forming a connection wiring over the power wiring and the insulating layer in the non-display area; forming a plurality of pixel electrodes over the insulating layer in the display area, wherein each of the pixel electrodes is electrically connected to a corresponding pixel circuit; forming an initialization wiring over the insulating layer in the non-display area so as to at least partially overlap the embedded circuit, wherein the connection wiring and the initialization wiring are formed of the same material; forming an organic emission layer over each of the pixel electrodes; and forming a counter electrode over all of the organic emission layers, wherein the pixel electrode, the organic emission layers, and the counter electrodes form a plurality of pixels, and wherein the power wiring is configured to apply a common voltage to the counter electrode via the connection wiring. 13. The method of claim 12 , wherein the initialization wiring substantially completely overlaps the embedded circuit and wherein each of the pixel electrodes and the initialization wiring is formed at least partially of a transparent conductive oxide material. 14. The method of claim 12 , further comprising: forming a seal adjacent to outer edges of the non-display area, wherein the power wiring is formed between the seal and the embedded circuit. 15. The method of claim 14 , wherein the initialization wiring comprises a lower layer and an upper layer, wherein the method further comprises: forming the lower layer between the embedded circuit and the display area in the same layer as the power wiring; and forming the upper layer in the same layer as the pixel electrodes, wherein the upper layer is electrically connected to the lower layer. 16. The method of claim 15 , wherein at least a portion of the upper layer overlaps the embedded circuit, wherein each of the pixel electrodes and the upper layer is formed at least partially of a transparent conductive oxide material, and wherein the lower layer is formed at least partially of a metallic material. 17. The OLED display of claim 6 , further comprising an OLED electrically connected to the pixels, wherein the initialization wiring is closer to the OLED than the pixel driver.
Details of drivers for scan electrodes · CPC title
forming a memory circuit, e.g. a dynamic memory with one capacitor · CPC title
with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes · CPC title
Layout of electrodes and connections · CPC title
Compensation electrodes or other additional electrodes in matrix displays related to distortions or compensation signals, e.g. for modifying TFT threshold voltage in column driver · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.