Adjustable non-dissipative voltage boosting snubber network

US9483066B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9483066-B2
Application numberUS-201514945324-A
CountryUS
Kind codeB2
Filing dateNov 18, 2015
Priority dateNov 1, 2012
Publication dateNov 1, 2016
Grant dateNov 1, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

This disclosure describes a non-dissipative snubber circuit configured to boost a voltage applied to a load after the load's impedance rises rapidly. The voltage boost can thereby cause more rapid current ramping after a decrease in power delivery to the load which results from the load impedance rise. In particular, the snubber can comprise a combination of a unidirectional switch, a voltage multiplier, and a current limiter. In some cases, these components can be a diode, voltage doubler, and an inductor, respectively.

First claim

Opening claim text (preview).

What is claimed is: 1. A snubber circuit comprising: a voltage multiplier coupled between a first power rail and a second power rail, the voltage multiplier storing energy from the first power rail and consequently boosting a voltage between the first and second power rail, and then discharging at least some of the energy and consequently reducing the voltage between the first and second power rail; a first unidirectional switch coupled between the first power rail and the voltage multiplier and allowing current to pass from the first power rail to the voltage multiplier, but blocking current attempting to pass from the voltage multiplier to the first power rail through the first unidirectional switch; a first current limiter coupled in parallel to the first unidirectional switch between the first power rail and the voltage multiplier, the first current limiter providing a low-resistance current path from the voltage multiplier to the first power rail and limiting a rate of change of current that the voltage multiplier discharges to the first power rail; and a second unidirectional switch coupled in series with the first current limiter and allowing current to pass from the voltage multiplier to the first power rail, but blocking current attempting to pass into the voltage multiplier through the first current limiter. 2. The snubber circuit of claim 1 , wherein the snubber circuit is coupled between a power supply and a load having an impedance. 3. The snubber circuit of claim 2 , wherein the voltage multiplier absorbs and stores energy from the power supply when the impedance of the load substantially increases. 4. The snubber circuit of claim 3 , wherein a switching circuit is coupled between the snubber and the load and receives DC power from the power supply and provides pulsed DC power to the load. 5. The snubber circuit of claim 3 , wherein the boosting of the voltage between the first and second power rails increases a current ramp rate of power reaching the load. 6. The snubber circuit of claim 1 , wherein the snubber is a non-dissipative snubber. 7. The snubber circuit of claim 1 , wherein the snubber is part of a switching circuit that converts DC power to pulsed DC power. 8. The snubber circuit of claim 1 , wherein the snubber is part of a DC power supply provides DC power to vulnerable circuitry. 9. The snubber circuit of claim 8 , wherein the vulnerable circuitry is arranged between the snubber and a load. 10. The snubber circuit of claim 1 , further comprising a voltage multiplier modifier that controls an amount of the boosting of the voltage between the first and second power rails. 11. The snubber circuit of claim 1 , further comprising a second current limiter coupled in series with the first unidirectional switch. 12. The snubber circuit of claim 1 , further comprising a switch coupled between the voltage multiplier and the first current limiter. 13. The snubber circuit of claim 12 , wherein the switch opens when a current in the first current limiter reaches a threshold. 14. A method of operating a snubber circuit, the method comprising: storing energy from a first power rail in a voltage multiplier, the voltage multiplier coupled between the first power rail and a second power rail; boosting a voltage between the first and second power rails as a consequence of the storing; discharging at least some of the energy stored in the voltage multiplier to the first power rail, thereby reducing the voltage between the first and second power rails; enabling current to pass from the first power rail to the voltage multiplier via a first unidirectional switch coupled between the first power rail and the voltage multiplier; blocking current from passing from the voltage multiplier to the first power rail via the first unidirectional switch; providing a low-resistance current path from the voltage multiplier to the first power rail through a first current limiter in parallel to the first unidirectional switch; limiting a rate of change of current that the voltage multiplier discharges to the first power rail through the first current limiter; and enabling current to pass from the voltage multiplier to the first power rail via the first current limiter and a second unidirectional switch, and blocking current from passing from the first power rail to the voltage multiplier via the first current limiter and the second unidirectional switch. 15. The method of claim 14 , further comprising receiving power from a DC power supply at the snubber circuit, and controlling a voltage provided to a switching circuit coupled between the snubber and the plasma load, the switching circuit receiving DC power from the power supply and providing AC power to the plasma load. 16. The method of claim 15 , further comprising increasing the energy stored in the voltage multiplier when an impedance of the plasma load increases. 17. The method of claim 16 , further comprising increasing a current ramp rate of power reaching the plasma load as a consequence of increasing the energy stored in the voltage multiplier. 18. The method of claim 14 , further comprising controlling the boosting via a voltage multiplier modifier of the snubber circuit. 19. The method of claim 14 , further comprising opening a switch between the voltage multiplier and the first current limiter when a current through the first current limiter reaches or exceeds a threshold.

Assignees

Inventors

Classifications

  • using an arc (H05H1/26 takes precedence) · CPC title

  • Matching networks · CPC title

  • comprising means to limit the absorbed power or indicate damaged over-voltage protection device · CPC title

  • G05F1/46Primary

    wherein the variable actually regulated by the final control device is DC (G05F1/625 takes precedence) · CPC title

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9483066B2 cover?
This disclosure describes a non-dissipative snubber circuit configured to boost a voltage applied to a load after the load's impedance rises rapidly. The voltage boost can thereby cause more rapid current ramping after a decrease in power delivery to the load which results from the load impedance rise. In particular, the snubber can comprise a combination of a unidirectional switch, a voltage m…
Who is the assignee on this patent?
Advanced Energy Ind Inc
What technology area does this patent fall under?
Primary CPC classification G05F1/46. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Nov 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).