Frequency jittering control circuit and method for a PFM power supply

US9479063B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9479063-B2
Application numberUS-201213567272-A
CountryUS
Kind codeB2
Filing dateAug 6, 2012
Priority dateAug 26, 2011
Publication dateOct 25, 2016
Grant dateOct 25, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A frequency jittering control circuit for a PFM power supply includes a pulse frequency modulator to generate a frequency jittering control signal to switch a power switch to generate an output voltage. The frequency jittering control circuit jitters an input signal or an on-time or off-time of the pulse frequency modulator to jitter the switching frequency of the power switch to thereby improve EMI issue.

First claim

Opening claim text (preview).

What is claimed is: 1. A frequency jittering control circuit for generating a frequency jittering control signal to switch a power switch of a pulse frequency modulation power supply to generate an output voltage, the frequency jittering control circuit comprising: a pulse frequency modulator connected to the power switch, for triggering the control signal responsive to a first signal to turn on the power switch, and terminating the control signal responsive to a second signal to turn off the power switch; a current limit signal generator for providing a jittering current limit signal; a current detector for detecting a current of the power switch to generate a current sense signal; and a comparator connected to the pulse frequency modulator, the current limit signal generator and the current detector, for comparing the current sense signal with the current limit signal to generate the second signal; wherein the current limit signal generator comprises: a first voltage-to-current converter for converting a reference voltage into a first current; a first current mirror connected to the first voltage-to-current converter, for mirroring the first current to generate a second current; a ramp generator for generating a ramp signal; a counter or a random number generator connected to the ramp generator, for adjusting the ramp signal; a second voltage-to-current converter connected to the ramp generator, for converting the ramp signal into a third current; a second current mirror connected to the second voltage-to-current converter, for mirroring the third current to generate a fourth current; and a resistor connected to the first and second current mirrors, for generating the uttering current limit signal according to a sum of the second and fourth currents. 2. A frequency jittering control circuit for generating a frequency jittering control signal to switch a power switch of a pulse frequency modulation power supply to generate an output voltage, the frequency jittering control circuit comprising: a pulse frequency modulator connected to the power switch, for triggering the control signal responsive to a first signal to turn on the power switch, and terminating the control signal responsive to a second signal to turn off the power switch; a current limit signal generator for providing a jittering current limit signal; a current detector for detecting a current of the power switch to generate a current sense signal; and a comparator connected to the pulse frequency modulator, the current limit signal generator and the current detector, for comparing the current sense signal with the current limit signal to generate the second signal; wherein the current limit signal generator comprises: a voltage-to-current converter for converting a reference voltage into a first current; a current mirror connected to the voltage-to-current converter, for mirroring the first current to generate a second current; a variable resistor connected to the current mirror, for generating the current limit signal according to the second current; and a resistance controller connected to the variable resistor, for adjusting a resistance of the variable resistor to jitter the current limit signal, wherein the resistance controller comprises a counter or a random number generator. 3. A frequency jittering control circuit for generating a frequency jittering control signal to switch a power switch of a pulse frequency modulation power supply to generate an output voltage of the pulse frequency modulation power supply, the frequency jittering control circuit comprising: a pulse frequency modulator connected to the power switch, for triggering the control signal responsive to a first signal to turn on the power switch, and terminating the control signal responsive to a second signal to turn off the power switch; an output voltage feedback circuit for detecting the output voltage of the pulse frequency modulation power supply to generate a feedback signal indicating the output voltage of the pulse frequency modulation power supply; a comparator connected to the output voltage feedback circuit, for comparing the feedback signal indicating the output voltage of the pulse frequency modulation power supply with a reference voltage to generate the first signal; a programmable delay circuit connected between the comparator and the pulse frequency modulator, for delaying the first signal generated by comparing the feedback signal indicating the output voltage of the pulse frequency modulation power supply with the reference voltage for a delay time and then sending the first signal to the pulse frequency modulator; and a delay time controller connected to the programmable delay circuit, for adjusting the delay time of the programmable delay circuit. 4. The frequency jittering control circuit of claim 3 , wherein the delay time controller comprises a counter or a random number generator. 5. A frequency jittering control circuit for generating a frequency jittering control signal to switch a power switch of a pulse frequency modulation power supply to generate an output voltage, the frequency jittering control circuit comprising: a pulse frequency modulator connected to the power switch, for triggering the control signal responsive to a first signal to turn on the power switch, and terminating the control signal responsive to a second signal to turn off the power switch; a current detector for detecting a current of the power switch to generate a current sense signal indicating the current of the power switch; a comparator connected to the current detector, for comparing the current sense signal indicating the current of the power switch with a current limit signal to generate the second signal; a programmable delay circuit connected between the comparator and the pulse frequency modulator, for delaying the second signal generated by comparing the current sense signal indicating the current of the power switch with the current limit signal for a delay time and then sending the second signal to the pulse frequency modulator; and a delay time controller connected to the programmable delay circuit, for adjusting the delay time of the programmable delay circuit. 6. The frequency jittering control circuit of claim 5 , wherein the delay time controller comprises a counter or a random number generator. 7. A frequency jittering control circuit for generating a frequency jittering control signal to switch a power switch of a pulse frequency modulation power supply to generate an output voltage, the frequency jittering control circuit comprising: a pulse frequency modulator connected to the power switch, for triggering the control signal responsive to a first signal to turn on the power switch, and terminating the control signal responsive to a second signal to turn off the power switch; a current detector for detecting a current of the power switch to generate a current sense signal; a gain circuit connected to the current detector, for amplifying the current sense signal; a comparator connected between the gain circuit and the pulse frequency modulator, for comparing the amplified current sense signal with a current limit signal to generate the second signal; and a gain controller connected to the gain circuit, for adjusting a gain of the gain circuit. 8. The frequency jittering control circuit of claim 7 , wherein the gain controller comprises a counter or a random number generator. 9. A frequency jittering control circuit for generating a frequency jittering control signal to switch a power switch of a pulse frequency modulation power supply to generate an output voltage, the frequency jittering control circuit comprising: a pulse frequency modulato

Assignees

Inventors

Classifications

  • with galvanic isolation between input and output of both the power stage and the feedback loop · CPC title

  • with automatic control of the output voltage or current, e.g. flyback converters (H02M3/33561, H02M3/33569 take precedence) · CPC title

  • Circuits or arrangements for compensating for electromagnetic interference in converters or inverters · CPC title

  • with automatic control of output voltage or current, e.g. switching regulators · CPC title

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9479063B2 cover?
A frequency jittering control circuit for a PFM power supply includes a pulse frequency modulator to generate a frequency jittering control signal to switch a power switch to generate an output voltage. The frequency jittering control circuit jitters an input signal or an on-time or off-time of the pulse frequency modulator to jitter the switching frequency of the power switch to thereby improv…
Who is the assignee on this patent?
Pan Jiun-Hung, Tang Chien-Fu, Chen Isaac Y, and 1 more
What technology area does this patent fall under?
Primary CPC classification H02M3/33507. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 25 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).