Caching of look-up rules based on flow heuristics to enable high speed look-up
US-9124540-B2 · Sep 1, 2015 · US
US9477604B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9477604-B2 |
| Application number | US-201514809139-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 24, 2015 |
| Priority date | Jan 14, 2013 |
| Publication date | Oct 25, 2016 |
| Grant date | Oct 25, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
In one embodiment, a computer program product includes a computer readable storage medium having computer readable program code embodied therewith, the computer readable program code including computer readable program code configured to initialize an internal look-up table cache provided internally to a switching processor, the internal look-up table cache being configured to store a plurality of look-up entries and being organized into at least three segments: a persistent flows entries segment, a non-persistent flows entries segment, and an access control list (ACL) segment. Each look-up entry relates to a traffic flow which has been or is anticipated to be received by a switching processor configured to access the internal look-up table cache. The computer readable program code is also configured to manage the internal look-up table cache to store entries relating to a particular segment type into a corresponding segment of the internal look-up table cache.
Opening claim text (preview).
What is claimed is: 1. A system, comprising: a switching processor, comprising: a packet processor, comprising: a look-up interface, fetch and refresh logic (LIFRL) module; and a packet processor logic (PPL) module, wherein the LIFRL module and the PPL module are configured to operate in parallel; and an internal look-up table cache comprising a plurality of look-up entries, each look-up entry relating to a traffic flow which has been or is anticipated to be received by th…
Electricity · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.