Driverless wireless module
US-2024430346-A1 · Dec 26, 2024 · US
US9473294B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9473294-B2 |
| Application number | US-201314433020-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 2, 2013 |
| Priority date | Oct 5, 2012 |
| Publication date | Oct 18, 2016 |
| Grant date | Oct 18, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A radio transceiver is disclosed. It comprises a first transceiver circuit and a second transceiver circuit, the latter requiring an LO signal having higher LO frequency than the former. It further comprises a frequency synthesizer comprising a first clock-signal generator adapted to generate the LO signal for the first transceiver circuit based on a first reference oscillation signal and a second clock-signal generator adapted to generate the LO signal for the second transceiver circuit based on a second reference oscillation signal, which is or is derived from the LO signal for the first transceiver circuit. A radio communication apparatus comprising the radio transceiver is also disclosed.
Opening claim text (preview).
The invention claimed is: 1. A radio transceiver comprising: a first transceiver circuit, requiring a first local oscillator (LO) signal, having a first LO frequency; a second transceiver circuit requiring a second LO signal having a second LO frequency, which is higher than the first LO frequency; and a frequency synthesizer comprising: a reference input port for receiving a first reference oscillation signal from a reference oscillator; a first clock-signal generator adapted to generate the first LO signal based on the first reference oscillation signal; and a second clock-signal generator adapted to generate the second LO signal based on a second reference oscillation signal, which is or is derived from the first LO signal, wherein both of the first and the second clock-signal generators are a phase-locked loop (PLL) or comprise a PLL. 2. The radio transceiver according to claim 1 , wherein the first LO frequency is in the range 0.5-5 GHz. 3. The radio transceiver according to claim 1 , wherein the second LO frequency is higher than or equal to 10 GHz. 4. The radio transceiver according to claim 1 , wherein the second LO frequency is at least a factor 5 higher than the first LO frequency. 5. The radio transceiver according to claim 1 , wherein the first LO signal is an LO signal for a transmitter of the first transceiver circuit. 6. The radio transceiver according to claim 1 , comprising a control unit adapted to detect a change of the first LO frequency. 7. The radio transceiver according to claim 6 , wherein the control unit is adapted to, in response to detecting said change of said first LO frequency, adjust a setting of the second clock-signal generator to maintain the second LO signal at the second LO frequency. 8. The radio transceiver according to claim 6 , wherein the control unit is adapted to, in response to detecting said change of said first LO frequency, indicate said change to the second transceiver circuit. 9. The radio transceiver according to claim 8 , wherein the second transceiver circuit is adapted to, in response to receiving an indication from the control unit that the first LO frequency has changed, discard a received signal segment affected by said change of the first LO frequency. 10. The radio transceiver according to claim 1 , wherein the frequency synthesizer comprises a third clock-signal generator adapted to temporarily generate the second reference oscillation signal during a change of the first LO frequency. 11. The radio transceiver according to claim 1 , wherein the first transceiver circuit is a transceiver circuit for a first Radio Access Technology (RAT). 12. The radio transceiver according to claim 11 , wherein the first RAT is a cellular RAT. 13. The radio transceiver according to claim 12 , wherein the cellular RAT is a Global System for Mobile Communications (GSM), a Wideband Code-Division Multiple Access (WCDMA), or a Long Term Evolution (LTE) RAT. 14. The radio transceiver according to claim 11 , wherein the second transceiver circuit is also a transceiver for the first RAT, but operating at higher frequencies than the first transceiver circuit. 15. The radio transceiver according to claim 11 , wherein the second transceiver circuit is a transceiver circuit for a second RAT. 16. The radio transceiver according to claim 15 , wherein the second RAT is IEEE 802.11ad, WirelessHD, WiGig, ECMA-387, or a direct device-to-device RAT. 17. A radio communication apparatus comprising the radio transceiver according to claim 1 . 18. The radio communication apparatus according to claim 17 , wherein the radio communication apparatus is a user equipment for a cellular communication system.
for selecting or indicating operating mode · CPC title
with one or more circuit blocks in common for different bands · CPC title
adapted for operation in multiple networks {or having at least two operational modes}, e.g. multi-mode terminals · CPC title
with more than one transmission mode, e.g. analog and digital modes · CPC title
with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock (H04L7/0337 takes precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.