Electric circuit evaluation method and electric circuit

US9470735B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9470735-B2
Application numberUS-201414301509-A
CountryUS
Kind codeB2
Filing dateJun 11, 2014
Priority dateJun 14, 2013
Publication dateOct 18, 2016
Grant dateOct 18, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A noise signal for a malfunction test is inputted to a ground terminal, and a frequency property of the magnitude of the power at which a designated electric circuit causes a malfunction is found. A detection reference ground of a detection part for detecting malfunctions of the designated electric circuit is connected at high impedance to a ground of the targeted circuit. Differential input parts are provided to the detection part, a to-be-detected part of the designated electric circuit is connected to one differential input part, and the ground of the targeted circuit is connected to the other differential input part. A ground of a noise source is isolated from a ground of a power source circuit for supplying a power source to the designated electric circuit. The ground of the noise source is galvanically isolated from the ground of the designated electric circuit.

First claim

Opening claim text (preview).

The invention claimed is: 1. An electric circuit evaluation method comprising the following step: a step of inputting a noise signal for a malfunction test to a ground terminal of a designated electric circuit and finding a frequency property of the magnitude of the power at which the designated electric circuit causes a malfunction; wherein a detection reference ground of a detection part for detecting whether or not the designated electric circuit causes a malfunction is connected at high impedance to a ground of the designated electric circuit. 2. The electric circuit evaluation method of claim 1 ; the ground of the detection part and the ground of the targeted circuit being connected via a resistor. 3. The electric circuit evaluation method of claim 1 ; the ground of the detection part and the ground of the targeted circuit being connected via a coil. 4. The electric circuit evaluation method of claim 1 ; the ground of the detection part and the ground of the targeted circuit being connected via a ferrite bead. 5. The electric circuit evaluation method of claim 1 ; the evaluation method for inputting the noise signal for a malfunction test to the designated electric circuit and finding the frequency property of the magnitude of the power at which the designated electric circuit causes a malfunction being compliant with DPI testing. 6. The electric circuit evaluation method of claim 1 ; a ground of a noise source for inputting the noise signal for a malfunction test to the designated electric circuit being isolated from a ground of a power source circuit for supplying a power source to the designated electric circuit. 7. The electric circuit evaluation method of claim 1 ; a ground of a noise source for inputting the noise signal for a malfunction test to the designated electric circuit being galvanically isolated from a ground of the designated electric circuit. 8. An electric circuit provided together with data pertaining to the frequency property obtained by the evaluation method of claim 1 . 9. An electric circuit evaluation method comprising the following step: a step of inputting a noise signal for a malfunction test to a ground terminal of a designated electric circuit and finding a frequency property of the magnitude of the power at which the designated electric circuit causes a malfunction; wherein a ground of a noise source for inputting the noise signal for a malfunction test to the designated electric circuit is galvanically isolated from a ground of the designated electric circuit. 10. An electric circuit evaluation method comprising the following step: a step of inputting a noise signal for a malfunction test to a ground terminal of a designated electric circuit and finding a frequency property of the magnitude of the power at which the designated electric circuit causes a malfunction; wherein a detection part for detecting whether or not the designated electric circuit causes a malfunction has differential input parts, a to-be-detected part of the designated electric circuit is connected to one differential input, and a ground of the targeted circuit is connected to the other differential input. 11. An electric circuit evaluation method comprising the following step: a step of inputting a noise signal for a malfunction test to a ground terminal of a designated electric circuit and finding a frequency property of the magnitude of the power at which the designated electric circuit causes a malfunction; wherein a ground of a noise source for inputting the noise signal for a malfunction test to the designated electric circuit is isolated from a ground of a power source circuit for supplying a power source to the designated electric circuit.

Assignees

Inventors

Classifications

  • using signal generators, power supplies or circuit analysers (G01R31/2879 takes precedence; multimeters G01R15/12, network analysers G01R27/28) · CPC title

  • G01R31/002Primary

    where the device under test is an electronic circuit · CPC title

  • for measuring frequency response characteristics, e.g. cut-off frequency thereof · CPC title

  • Bare printed circuit boards · CPC title

  • Testing of electronic circuits specially adapted for particular applications not provided for elsewhere (G01R31/2801 and G01R31/2851 take precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9470735B2 cover?
A noise signal for a malfunction test is inputted to a ground terminal, and a frequency property of the magnitude of the power at which a designated electric circuit causes a malfunction is found. A detection reference ground of a detection part for detecting malfunctions of the designated electric circuit is connected at high impedance to a ground of the targeted circuit. Differential input pa…
Who is the assignee on this patent?
Rohm Co Ltd
What technology area does this patent fall under?
Primary CPC classification G01R31/002. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Oct 18 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).