Display panel and display device
US-2024404436-A1 · Dec 5, 2024 · US
US9466252B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9466252-B2 |
| Application number | US-201314022544-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 10, 2013 |
| Priority date | Sep 10, 2013 |
| Publication date | Oct 11, 2016 |
| Grant date | Oct 11, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An embodiment of the invention provides a liquid crystal display (LCD) device including a pixel array, a timing controller to output a clock signal and a gate driver. The gate driver receives the clock signal to control rows of the pixel array to be turned on or turned off. The gate driver includes a first shift register coupled to a first row of the pixel array, and a second shift register coupled to a second row of the pixel array. When the first row is determined to be skipped, the first shift register outputs a first voltage level to the first row, and when the second row is to be scanned, the second shift register outputs a second voltage level, wherein the first voltage level is between the second voltage level and a third voltage level which maintains a previously written display data.
Opening claim text (preview).
What is claimed is: 1. A liquid crystal display device, comprising: a pixel array comprising a plurality of pixels arranged in rows and columns; a timing controller outputting a clock signal; a gate driver receiving the clock signal, comprising: a first shift register coupled to a first row of the pixel array; and a second shift register coupled to a second row of the pixel array, wherein when it is determined that the first row is to be skipped, the first shift register o…
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.