Ultra-low power long range transceiver

Patent metadata

Field	Value
Publication number	US-9455758-B1
Application number	US-201514715003-A
Country	US
Kind code	B1
Filing date	May 18, 2015
Priority date	May 18, 2015
Publication date	Sep 27, 2016
Grant date	Sep 27, 2016

Abstract

A low power long range transceiver is presented. The transceiver includes: an antenna configured to receive an RF signal; an analog front-end circuit configured to receive the RF signal from the antenna and pre-condition the RF signal by at least one of amplify the RF signal, shift frequency of the RF signal and filter the RF signal; and a demodulator configured to receive the preconditioned signal from the front-end circuit and an assertion trigger signal signifying an end of a predefined time period, where the demodulator, in response to the assertion trigger signal, outputs a data value for a given data bit in the RF signal. A controller is also configured to receive the assertion trigger signal and, in response to the assertion trigger signal, disables at least one component of the transceiver, thereby reducing power consumption.

First claim

What is claimed is:

1. A low power long range transceiver, comprising:
an antenna configured to receive an RF signal;
an analog front-end circuit configured to receive the RF signal from the antenna and pre-condition the RF signal by at least one of amplify the RF signal, shift frequency of the RF signal and filter the RF signal;
a demodulator configured to receive the preconditioned signal from the analog front-end circuit and an assertion trigger signal signifying an end of a predefined time period, wherein the demodulator, in response to the assertion trigger signal, outputs a data value for a given data bit in the RF signal, where the predefined time period is less than a duration of symbol time in the RF signal; and
a controller configured to receive the assertion trigger signal and, in response to the assertion trigger signal, disables at least one component of the transceiver, thereby reducing power consumption.

2. The long range transceiver of claim 1 wherein the controller, in response to a de-assertion trigger signal, enables the at least one component, where the de-assertion trigger signal occurs after the assertion signal and before an end of the given data bit.

3. The long range transceiver of claim 1 wherein analog front-end circuit includes a low noise amplifier configured to receive the RF signal from the antenna and operates to amplify the RF signal; and a mixer circuit configured to receive the amplified RF signal from the low noise amplifier and operates to shift the amplified RF signal to an intermediate signal having a different frequency.

4. The long range transceiver of claim 3 further comprises a phase-locked loop circuit operably coupled with the mixer circuit.

5. The long range transceiver of claim 4 wherein the phase-locked loop circuit includes a phase frequency detector, a charge pump circuit, a voltage-controlled oscillator and a frequency divider.

6. The long range transceiver of claim 5 wherein the controller, in response to the assertion trigger signal, powers down the low noise amplifier, disables the phase frequency detector and powers down buffers and dividers of the voltage-controlled oscillator, such that the low noise amplifier is powered down before the phase frequency detector is disabled and the phase frequency detector is disabled before the buffers and dividers are powered down.

7. The long range transceiver of claim 6 wherein the controller, in response to the de-assertion trigger signal, powers up the buffer and dividers of the voltage-controller oscillator, enables the phase frequency detector and powers up the low noise amplifier.

8. The long range transceiver of claim 1 further comprises a g m -C filter interposed between the mixer circuit and the demodulator.

9. The long range transceiver of claim 8 further comprises an analog comparator configured to receive a filter intermediate signal from the g m -C filter and generate an intermediate signal having a square waveform.

10. The long range transceiver of claim 1 wherein the demodulator, during the predefined time period, operates to count transitions between a high value and a low value in the intermediate signal and outputs the data value for the given data bit in accordance with the number of transitions counted for the given data bit.

11. The long range transceiver of claim 1 wherein the low noise amplifier is comprised on circuit having transistors operating only in subthreshold region.

12. A low power long range transceiver, comprising:
an antenna configured to receive an RF signal;
an analog front-end circuit configured to receive the RF signal from the antenna and pre-condition the RF signal by at least one of amplify the RF signal, shift frequency of the RF signal and filter the RF signal; and
a demodulator configured to receive the preconditioned signal from the analog front-end circuit and an assertion trigger signal signifying an end of a predefined time period, wherein the demodulator, during the predefined time period, operates to count transitions between a high value and a low value in the intermediate signal and, in response to the assertion trigger signal, outputs a data value for a given data bit in accordance with the number of transitions counted for the given data bit, where the predefined time period is less than a duration of a symbol time in the RF signal.

13. The long range transceiver of claim 12 further comprises a controller configured to receive the assertion trigger signal and, in response to the assertion trigger signal, disables at least one component of the transceiver, thereby reducing power consumption.

14. The long range transceiver of claim 13 wherein the controller, in response to a de-assertion trigger signal, enables the at least one component, where the de-assertion trigger signal occurs after the assertion signal and before an end of the given data bit.

15. The long range transceiver of claim 12 wherein the analog front-end circuit includes a low noise amplifier configured to receive the RF signal from the antenna and operates to amplify the RF signal; and a mixer circuit configured to receive the amplified RF signal and operates to shift the amplified RF signal to an intermediate signal having a different frequency.

16. The long range transceiver of claim 15 further comprises a phase-locked loop circuit operably coupled with the mixer circuit.

17. The long range transceiver of claim 16 wherein the phase-locked loop circuit includes a phase frequency detector, a charge pump circuit and a voltage-controlled oscillator.

18. The long range transceiver of claim 17 wherein the controller, in response to the assertion trigger signal, powers down the low noise amplifier, disables the phase frequency detector and powers down buffers and dividers of the voltage-controlled oscillator, such that the low noise amplifier is powered down before the phase frequency detector is disabled and the phase frequency detector is disabled before the buffers and dividers are powered down.

Assignees

• Univ Michigan Regents

Inventors

• Roberts Nathan E
• Wentzloff David D
• Kines Michael

Classifications

• H04B17/203

  Receiver sensitivity · CPC title

• H04B1/3827 Primary

  Portable transceivers · CPC title

• H04B1/40 Primary

  Circuits · CPC title

• Y02D30/70

  in wireless communication networks · CPC title

• H03F2200/294

  the amplifier being a low noise amplifier [LNA] · CPC title