Gate driving circuit, display module and display device

Patent metadata

Field	Value
Publication number	US-9455688-B2
Application number	US-201314135393-A
Country	US
Kind code	B2
Filing date	Dec 19, 2013
Priority date	Dec 26, 2012
Publication date	Sep 27, 2016
Grant date	Sep 27, 2016

Abstract

Provided are a gate driving circuit, a display module and a display device belonging to the field of display technique and being designed for solving the problem of high power consumption of the display module in the prior art. The gate driving circuit is used for driving gates of TFTs corresponding to gate lines connected thereto, and includes at least two stages of shift registers connected in cascade, wherein each stage of shift register includes a first output terminal and a second output terminal, the first output terminal is connected to an enable signal input terminal of a next stage of shift register so as to output a next stage enable signal to the next stage of shift register, and the second output terminal is connected to a corresponding gate line so as to apply a gate driving signal on the gates of TFTs through the corresponding gate line.

First claim

What is claimed is:

1. A gate driving circuit for driving gates of Thin Film Transistors TFTs corresponding to gate lines connected thereto, including:
at least two stages of shift registers connected in cascade,
wherein each stage of shift register includes a first output terminal and a second output terminal,
wherein the first output terminal is connected to an enable signal input terminal of a next stage of shift register so as to output a next stage enable signal to the next stage of shift register, and the second output terminal is connected to a corresponding gate line so as to apply a gate driving signal on the gates of TFTs through the corresponding gate line,
wherein each stage of shift register includes a pull-up unit connected to a pull-up node, a first clock signal terminal, the first output terminal and the second output terminal, respectively, for, when a pull-up signal at a high level is detected, outputting a next stage enable signal to the next stage of shift register through the first output terminal and outputting the gate driving signal to the corresponding gate line through the second output terminal according to an first clock signal acquired;
each stage of shift register further includes a pull-down unit connected to the pull-up node, a pull-down node, a second clock signal terminal and a low voltage maintaining terminal, respectively, for pulling-down a potential of the second output terminal and the potential of the pull-up node when a pull-down signal at a high level is detected and for pulling-down the potential of the second output terminal when a second clock signal at a high level is detected, wherein the second clock signal and the first clock signal are inverted to each other;
each stage of shift register further includes a pull-down driving unit connected to the pull-down node, the pull-up node, the low voltage maintaining terminal and the second clock signal terminal, respectively, for outputting the pull-down signal at the high level when the second clock signal at the high level and the pull-up signal at a low level are detected.

2. The gate driving circuit of claim 1 , wherein the pull-up unit
Includes a first switching transistor and a second switching transistor,
wherein the first switching transistor includes a first terminal, a second terminal and a third terminal, the first terminal of the first switching transistor is connected to the pull-up node, the second terminal of the first switching transistor is connected to the first clock signal terminal, and the third terminal of the first switching transistor is connected to the second output terminal;
wherein the second switching transistor includes a first terminal, a second terminal and a third terminal, the first terminal of the second switching transistor is connected to the pull-up node, the second terminal of the second switching transistor is connected to the first clock signal terminal, and the third terminal of the second switching transistor is connected to the first output terminal.

3. The gate driving circuit of claim 1 wherein each stage of shift register further includes a pull-up driving unit connected to the pull-up node and an enable signal input terminal, respectively, for pulling-up a potential of the pull-up node when an enable signal is acquired, so as to drive the pull-up unit to output the next stage enable signal and the gate driving signal according to the first clock signal.

4. The gate driving circuit of claim 3 , wherein the pull-up driving unit includes a third switching transistor, wherein the third switching transistor includes a first terminal, a second terminal and a third terminal, the first terminal and the second terminal of the third switching transistor are connected to the enable signal input terminal, and the third terminal of the third switching transistor is connected to the pull-up node.

5. The gate driving circuit of claim 4 , wherein the pull-up driving unit further includes a capacitor, wherein one terminal of the capacitor is connected to the pull-up node and the other terminal of the capacitor is connected to the second output terminal.

6. The gate driving circuit of claim 1 wherein the pull-down unit includes a fourth switching transistor, a fifth switching transistor and a sixth switching transistor, wherein the fourth switching transistor includes a first terminal, a second terminal and a third terminal, the first terminal of the fourth switching transistor is connected to the second clock signal terminal, the second terminal of the fourth switching transistor is connected to the second output terminal, and the third terminal of the fourth switching transistor is connected to the low voltage maintaining terminal;
wherein the fifth switching transistor includes a first terminal, a second terminal and a third terminal, and the sixth switching transistor includes a first terminal, a second terminal and a third terminal, the first terminal of the fifth switching transistor and the first terminal of the sixth switching transistor are connected to the pull-down node, the second terminal of the fifth switching transistor is connected to the pull-up node, the second terminal of the sixth switching transistor is connected to the second output terminal, and the third terminal of the fifth switching transistor and the third terminal of the sixth switching transistor are connected to the low voltage maintaining terminal.

7. The gate driving circuit of claim 1 wherein the pull-down driving unit includes a seventh switching transistor, an eighth switching transistor, a ninth switching transistor and a tenth switching transistor,
wherein the seventh switching transistor includes a first terminal, a second terminal and a third terminal, the first terminal and the second terminal of the seventh switching transistor are connected to the second clock signal terminal, and the third terminal of the seventh switching transistor is connected to a pull-down control node;
wherein the eighth switching transistor includes a first terminal, a second terminal and a third terminal, the first terminal of the eighth switching transistor is connected to the pull-down
control node, the second terminal of the eighth switching transistor is connected to the second clock signal terminal, and the third terminal of the eighth switching transistor is connected to the pull-down node;
wherein the ninth switching transistor includes a first terminal, a second terminal and a third terminal, the tenth switching transistor includes a first terminal, a second terminal and a third terminal, the first terminal of the ninth switching transistor and the first terminal of the tenth switching transistor are connected to the pull-up node, the second terminal of the ninth switching transistor is connected to the pull-down control node, the second terminal of the tenth switching transistor is connected to the pull-down node, and the third terminal of the ninth switching transistor and the third terminal of the tenth switching transistor are connected to the low voltage maintaining terminal.

8. The gate driving circuit of claim 1 , wherein each stage of shift register further includes a reset unit connected to the pull-up node, the second output terminal, the low voltage maintaining terminal and a reset signal input terminal, respectively, for resetting the pull-up node and the second output terminal when a reset signal is detected.

9. The gate driving circuit of claim 8 , wherein the reset unit includes an eleventh switching transistor and a twelfth switching transistor,
wherein the eleventh switching transistor includes a first terminal, a second terminal and a third terminal, the twelfth switching transistor includes a first terminal, a second term

Assignees

• Boe Technology Group Co Ltd
• Hefei Boe Optoelectronics Tech

Inventors

• Ma Rui
• Shao Xianjie
• Wang Guolei
• Hu Ming

Classifications

• G11C19/28

  using semiconductor elements (G11C19/14, G11C19/36 take precedence) · CPC title

• G09G2310/0286

  Details of a shift registers arranged for use in a driving circuit · CPC title

• H03K3/012 Primary

  Modifications of generator to improve response time or to decrease power consumption · CPC title

• G09G2310/0267

  Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays · CPC title

• G09G3/3677 Primary

  suitable for active matrices only · CPC title