Magnetic tunnel junction for MRAM applications

US9455400B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9455400-B2
Application numberUS-201514979949-A
CountryUS
Kind codeB2
Filing dateDec 28, 2015
Priority dateJan 19, 2011
Publication dateSep 27, 2016
Grant dateSep 27, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A MTJ in an MRAM array is disclosed with a composite free layer having a lower crystalline layer contacting a tunnel barrier and an upper amorphous layer for improved bit switching performance. According to one embodiment, the amorphous layer has a NiFeM 1 /NiFeM 2 configuration where M 1 and M 2 are Mg, Hf, Zr, Nb, or Ta, and M1 is unequal to M2. The crystalline layer is Fe, Ni, or FeB with a thickness of at least 6 Angstroms that affords a high magnetoresistive ratio. The M 1 and M 2 elements in the NiFeM 1 and NiFeM 2 layers each have a content of 5 to 30 atomic %. The NiFeM 1 /NiFeM 2 configuration substantially reduces bit line switching current and number of shorted bits. In an alternative embodiment, the crystalline layer may be a Fe/NiFe bilayer. Annealing at 300° C. to 360° C. provides a high magnetoresistive ratio of about 150%.

First claim

Opening claim text (preview).

We claim: 1. A MTJ element in a magnetic device, comprising: (a) a synthetic anti-ferromagnetic (SyAF) pinned layer formed on a substrate; (b) a tunnel barrier layer on the SyAF pinned layer; and (c) a composite free layer on the tunnel barrier layer, comprising: (1) a crystalline magnetic layer contacting a top surface of the tunnel barrier layer; and (2) an amorphous bilayer contacting a top surface of the crystalline magnetic layer wherein said amorphous bilayer has a lower NiFeM 1 layer and an upper NiFeM 2 layer in which M 1 and M 2 are one of Hf, Zr, Nb, Ta, or Mg, and M 1 is unequal to M 2 . 2. The MTJ element of claim 1 wherein the amorphous bilayer has a thickness between about 20 and 40 Angstroms. 3. The MTJ element of claim 1 wherein the crystalline magnetic layer is comprised of Fe, Ni, or FeB Y where y is from 0 to about 5 atomic %. 4. The MTJ element of claim 1 wherein the crystalline magnetic layer has a Fe/NiFe configuration in which the Fe layer contacts the tunnel barrier layer, and the NiFe layer is formed between the Fe layer and the amorphous bilayer. 5. The MTJ element of claim 1 wherein each of the NiFeM 1 and NiFeM 2 layers has a composition wherein M 1 and M 2 , respectively, have a content from about 5 to 30 atomic %. 6. The MTJ element of claim 3 wherein the crystalline magnetic layer is Fe and said Fe layer has a thickness of at least 6 Angstroms.

Assignees

Inventors

Classifications

  • details concerning the memory cell structure, e.g. the layers of the ferromagnetic memory cell · CPC title

  • H01L43/10Primary

    Electricity · mapped topic

  • Electricity · mapped topic

  • Electricity · mapped topic

  • H10N50/85Primary

    Materials of the active region · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9455400B2 cover?
A MTJ in an MRAM array is disclosed with a composite free layer having a lower crystalline layer contacting a tunnel barrier and an upper amorphous layer for improved bit switching performance. According to one embodiment, the amorphous layer has a NiFeM 1 /NiFeM 2 configuration where M 1 and M 2 are Mg, Hf, Zr, Nb, or Ta, and M1 is unequal to M2. The crystalline layer is Fe, Ni, or FeB with…
Who is the assignee on this patent?
Headway Tech Inc
What technology area does this patent fall under?
Primary CPC classification H01L43/10. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 27 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).