Semiconductor device and methods of manufacturing semiconductor devices

US9455161B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9455161-B2
Application numberUS-201313752800-A
CountryUS
Kind codeB2
Filing dateJan 29, 2013
Priority dateSep 28, 2007
Publication dateSep 27, 2016
Grant dateSep 27, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

This application relates to a semiconductor device comprising a semiconductor chip, a molded body covering the semiconductor chip, wherein the molded body comprises an array of molded structure elements, and first solder elements engaged with the molded structure elements.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device comprising: a semiconductor chip; a molded body at least partially covering the semiconductor chip, the molded body including at least one cone-shaped protrusion, wherein the semiconductor chip includes at least a surface having a first connection element, the surface having the first connection element being uncovered by the molded body, the molded body having a mold surface, the mold surface and the surface having the first connection element defining a coplanar plane; and a solder element placed over the at least one cone-shaped protrusion of the molded body. 2. The semiconductor device according to claim 1 , further comprising a first layer over the semiconductor chip and the molded body that electrically connects the semiconductor chip with the solder element. 3. The semiconductor device according to claim 1 , wherein the molded body includes a plurality of cone-shaped protrusions, each of the plurality of cone-shaped protrusions including a solder element placed there over. 4. The semiconductor device according to claim 1 , wherein the coplanar plane is interrupted by the at least one cone-shaped protrusion. 5. The semiconductor device according to claim 1 , wherein the coplanar plane is solely interrupted by the at least one cone-shaped protrusion. 6. The semiconductor device of claim 1 wherein the solder element covers the entire at least one cone-shaped protrusion. 7. A semiconductor device comprising: a semiconductor chip having a first main face and an opposite second face, a connection element formed on the first main face; a molded body covering the semiconductor chip but not covering the first main face, the molded body having a mold surface substantially coplanar with the first main face of the semiconductor chip, the molded body including at least one protrusion extending from the mold surface; a solder element placed over the at least one protrusion; and a redistribution layer formed on the first main face of the semiconductor chip and on the mold surface wherein the redistribution layer electrically connects the solder element and the connection element. 8. The semiconductor device of claim 7 wherein the molded body includes a plurality of protrusions, each of the plurality of protrusions including a solder element placed thereover. 9. The semiconductor device of claim 7 wherein the mold surface is interrupted by the at least one protrusion.

Assignees

Inventors

Classifications

  • Encapsulations, e.g. protective coatings · CPC title

  • characterised by their shape or disposition · CPC title

  • Top-view layouts, e.g. mirror arrays · CPC title

  • comprising metals or metalloids, e.g. PbSn, Ag or Cu · CPC title

  • Bond pads specially adapted therefor · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9455161B2 cover?
This application relates to a semiconductor device comprising a semiconductor chip, a molded body covering the semiconductor chip, wherein the molded body comprises an array of molded structure elements, and first solder elements engaged with the molded structure elements.
Who is the assignee on this patent?
Meyer Thorsten, Intel Deutschland Gmbh
What technology area does this patent fall under?
Primary CPC classification H10W74/019. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 27 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).