Integrated capacitor and method for producing the same

US9455151B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9455151-B2
Application numberUS-201414549791-A
CountryUS
Kind codeB2
Filing dateNov 21, 2014
Priority dateNov 22, 2013
Publication dateSep 27, 2016
Grant dateSep 27, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An integrated capacitor includes a substrate with a first main surface area and an opposing second main surface area. A capacitor structure with a dielectric layer is integrated in the first main surface area. A compensation structure with a compensation layer is integrated in the second main surface area. The ratio between a surface enlargement of the second main surface area effected by the compensation structure corresponds to at least 30% of the surface enlargement of the first main surface area effected by the capacitor structure.

First claim

Opening claim text (preview).

The invention claimed is: 1. An integrated high-voltage capacitor device structure, comprising: a substrate with a first main surface area and an opposing second main surface area; a first electrode terminal located at the first main surface area; a second electrode terminal located at the second main surface area; a capacitor structure with a dielectric layer, wherein the capacitor structure is integrated in the first main surface area; and a compensation structure with a compensation layer that is integrated in the second main surface area; wherein a ratio between a surface enlargement of the second main surface area effected by the compensation structure corresponds to at least 30% of the surface enlargement of the first main surface area effected by the capacitor structure; the first and second electrode terminals are arranged to receive an electric voltage; the capacitor structure comprises a first hole structure with a first plurality of holes, a first trench structure with a first plurality of trenches, a first column structure with a first plurality of columns, or a first ring structure; the compensation structure comprises a second hole structure with a second plurality of holes, a second trench structure with a second plurality of trenches, a second column structure with a second plurality of columns, or a ring structure; and a layer thickness of a first section of the compensation layer is not equal to a layer thickness of a second section of the compensation layer and the compensation structure is arranged congruently to the capacitor structure. 2. The integrated high-voltage capacitor device structure according to claim 1 , wherein: a material tension is present between the dielectric layer and the substrate and a material tension is present between the compensation layer and the substrate; and the compensation structure is implemented to at least partly compensate, based on the material tension between the compensation layer and the substrate, the material tension between the dielectric layer and the substrate in the substrate, such that a deformation of the substrate induced by the mechanical tension between the dielectric layer and the substrate is reduced. 3. The integrated high-voltage capacitor device structure according to claim 1 , wherein the surface enlargement of the first main surface area relates to an area of the capacitor structure covered by the dielectric layer, and wherein the surface enlargement of the second main surface area relates to an area of the compensation structure covered by the compensation layer. 4. An integrated high-voltage capacitor device structure comprising: a substrate with a first main surface area and an opposing second main surface area; a first electrode terminal located at the first main surface area; a second electrode terminal located at the second main surface area; a capacitor structure with a dielectric layer, wherein the capacitor structure is integrated in the first main surface area; and a compensation structure with a compensation layer, wherein the compensation structure is integrated in the second main surface area; wherein a material tension is present between the dielectric layer and the substrate and a material tension is present between the compensation layer and the substrate; the compensation structure is implemented to at least partly compensate, based on the material tension between the compensation layer and the substrate, the material tension between the dielectric layer and the substrate in the substrate, such that a deformation of the substrate induced by the mechanical tension between the dielectric layer and the substrate is reduced; the first and second electrode terminals are arranged to receive an electric voltage; the capacitor structure comprises a first hole structure with a first plurality of holes, a first trench structure with a first plurality of trenches, a first column structure with a first plurality of columns, or a first ring structure; the compensation structure comprises a second hole structure with a second plurality of holes, a second trench structure with a second plurality of trenches, a second column structure with a second plurality of columns, or a ring structure; and a layer thickness of a first section of the compensation layer is not equal to a layer thickness of a second section of the compensation layer and the compensation structure is arranged congruently to the capacitor structure. 5. The integrated high-voltage capacitor device structure according to claim 4 , wherein a ratio between a surface enlargement of the second main surface area effected by the compensation structure corresponds to at least 30% of the surface enlargement of the first main surface area effected by the capacitor structure. 6. The integrated high-voltage capacitor device structure according to claim 5 , wherein the surface enlargement of the first main surface area relates to an area of the capacitor structure covered by the dielectric layer, and wherein the surface enlargement of the second main surface area relates to an area of the compensation structure covered by the compensation layer. 7. The integrated high-voltage capacitor device structure according to claim 1 , wherein the dielectric layer comprises silicon nitride and comprises a thickness of more than 500 nm, or wherein the dielectric layer comprises an equivalent oxide thickness (EOT) of more than 280 nm. 8. The integrated high-voltage capacitor device structure according to claim 1 , wherein the compensation structure comprises a compensation material, which is isolated from the substrate by means of the compensation layer. 9. The integrated high-voltage capacitor device structure according to claim 8 , wherein the compensation material and an electrode material in the capacitor structure comprise the same materials, or wherein the dielectric layer and the compensation layer comprise the same materials. 10. The integrated high-voltage capacitor device structure according claim 1 , wherein the first electrode terminal is arranged at the capacitor structure and a third electrode terminal is arranged at the substrate. 11. The integrated high-voltage capacitor device structure according to claim 10 , wherein the second electrode terminal is arranged at the compensation structure. 12. The integrated high-voltage capacitor device structure according to claim 1 , wherein the compensation structure is short-circuited to the substrate. 13. The integrated high-voltage capacitor device structure according to claim 1 , wherein the capacitor structure in the first main surface area and the compensation structure in the second main surface area are arranged opposite to one another at the substrate and are implemented equally within a tolerance range. 14. An integrated high-voltage capacitor device structure, comprising: a substrate with a first main surface area and an opposing second main surface area; a first electrode terminal located at the first main surface area; a second electrode terminal located at the second main surface area; a capacitor structure with a dielectric layer, wherein the capacitor structure is integrated in the first main surface area; and a compensation structure with a compensation layer that is integrated in the second main surface area; wherein a ratio between a surface enlargement of the second main surface area effected by the compensation structure with regard to a surface of the substrate in the second main surface area when trenches or holes of the compensation structure are absent, corresponds to at least 30% of the surface enlargement of the

Assignees

Inventors

Classifications

  • of conductive or resistive materials · CPC title

  • of only capacitors · CPC title

  • of combinations of capacitors and resistors · CPC title

  • comprising components on opposite major surfaces of semiconductor substrates · CPC title

  • Trench conductor-insulator-semiconductor capacitors, e.g. trench MOS capacitors · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9455151B2 cover?
An integrated capacitor includes a substrate with a first main surface area and an opposing second main surface area. A capacitor structure with a dielectric layer is integrated in the first main surface area. A compensation structure with a compensation layer is integrated in the second main surface area. The ratio between a surface enlargement of the second main surface area effected by the c…
Who is the assignee on this patent?
Fraunhofer-Gesellschaft Zur Foerderung Der Angewandten Forschung E V
What technology area does this patent fall under?
Primary CPC classification H10D1/692. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 27 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).