Audio processing apparatus and method having echo canceling mechanism
US-2024056090-A1 · Feb 15, 2024 · US
Ramp and successive approximation register analog to digital conversion methods, systems and apparatus
US9450596B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9450596-B2 |
| Application number | US-201113228502-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 9, 2011 |
| Priority date | May 9, 2011 |
| Publication date | Sep 20, 2016 |
| Grant date | Sep 20, 2016 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Successive approximation register (SAR) and ramp analog to digital conversion (ADC) methods, systems, and apparatus are disclosed. An analog voltage signal may be converted into a multiple bit digital value by generating bits of the multiple bit digital value by performing a SAR conversion on the analog voltage signal, where the bits corresponding to a SAR voltage level, and generating other bits of the multiple bit digital value by performing one or more ramp conversions on the analog voltage signal, the ramp conversion comparing the analog voltage signal to a ramp of voltage levels based on the SAR voltage level. The SAR and ramp ADC can provide multi-sampling using one SAR conversion and multiple ramp conversions. The SAR can set the voltage level of a first ramp of a multiple ramp conversion, which can then be used to preset the voltage level prior to subsequent ramps.
First claim
Opening claim text (preview).
What is claimed: 1. An analog to digital conversion circuit that converts an analog voltage signal into a multiple bit digital value representing the analog voltage signal, the circuit comprising: successive approximation register (SAR) conversion circuitry including a comparator configured to receive the analog voltage signal, wherein the comparator includes an input for receiving the analog voltage signal, at least one other input, and at least one output, the SAR conversion cir…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9450596B2 cover?
- Successive approximation register (SAR) and ramp analog to digital conversion (ADC) methods, systems, and apparatus are disclosed. An analog voltage signal may be converted into a multiple bit digital value by generating bits of the multiple bit digital value by performing a SAR conversion on the analog voltage signal, where the bits corresponding to a SAR voltage level, and generating other bi…
- Who is the assignee on this patent?
- Kim Dongsoo, Cho Taehee, Takayanagi Isao, and 3 more
- What technology area does this patent fall under?
- Primary CPC classification H03M1/122. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Sep 20 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).