Nonvolatile semiconductor memory device and method for manufacturing same

US9450065B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9450065-B2
Application numberUS-201414495958-A
CountryUS
Kind codeB2
Filing dateSep 25, 2014
Priority dateNov 10, 2010
Publication dateSep 20, 2016
Grant dateSep 20, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

According to one embodiment, a nonvolatile semiconductor memory device includes a first stacked structure body, a first semiconductor layer, a first organic film, a first semiconductor-side insulating film, and a first electrode-side insulating film. The first stacked structure body includes a plurality of first electrode films stacked along a first direction and a first inter-electrode insulating film provided between the first electrode films. The first semiconductor layer is opposed to side faces of the first electrode films. The first organic film is provided between the side faces of the first electrode films and the first semiconductor layer and containing an organic compound. The first semiconductor-side insulating film is provided between the first organic film and the first semiconductor layer. The first electrode-side insulating film provided between the first organic film and the side faces of the first electrode films.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for manufacturing a nonvolatile semiconductor memory device including a stacked structure body including a plurality of electrode films stacked along a first direction and an inter-electrode insulating film provided between the electrode films, a semiconductor layer opposed to side faces of the electrode films, an organic film provided between the side faces of the electrode films and the semiconductor layer and containing an organic compound, a semiconductor-side insulating film provided between the organic film and the semiconductor layer, and an electrode-side insulating film provided between the organic film and the side faces of the electrode films, the method comprising: alternately stacking a plurality of first films and a plurality of second films along the first direction to form a base body, the base body being to be at least part of the stacked structure body; forming a through hole penetrating through the base body along the first direction and burying a semiconductor in the through hole to form the semiconductor layer; removing the plurality of first films; forming an insulating film on a side face of the semiconductor layer exposed by removing the plurality of first films to form the semiconductor-side insulating film; forming the organic film on the semiconductor-side insulating film; forming the electrode-side insulating film on the organic film; and forming a conductive film on the electrode-side insulating film to form the electrode films, wherein the organic film is bonded to the semiconductor-side insulating film by at least one of an ether linkage, a silyl ether linkage, an ester linkage, a thioether linkage. 2. The method according to claim 1 , wherein the forming the organic film includes processing using a self-assembly method. 3. The method according to claim 1 , wherein forming the electrode films includes recessing the conductive film. 4. The method according to claim 1 , wherein the organic film is bonded to the semiconductor-side insulating film by a silyl ether linkage. 5. The method according to claim 1 , wherein the semiconductor layer penetrates through the stacked structure body along the first direction, the semiconductor-side insulating film surrounds a side face of the semiconductor layer, the organic film surrounds a side face of the semiconductor-side insulating film, and the electrode-side insulating film surrounds a side face of the organic film. 6. The method according to claim 1 , wherein the organic film is a monomolecular film. 7. The method according to claim 1 , wherein the organic film contains at least one selected from the group consisting of Zn, Cu, Fe, Ru, and Ir. 8. The method according to claim 1 , wherein the organic film contains at least one of a porphyrin, a metallocene, and a bipyridine. 9. The method according to claim 1 , wherein the organic film includes at least one of a zinc porphyrin, a ferrocene and an iron bis(terpyridine). 10. The method according to claim 1 , wherein the semiconductor-side insulating film contains a metal oxide.

Assignees

Inventors

Classifications

  • Non-deposition formation processes · CPC title

  • carbon-based polymeric organic materials, e.g. polyimides, poly cyclobutene or PVC · CPC title

  • comprising charge-trapping insulators · CPC title

  • H10D64/685Primary

    being perpendicular to the channel plane · CPC title

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9450065B2 cover?
According to one embodiment, a nonvolatile semiconductor memory device includes a first stacked structure body, a first semiconductor layer, a first organic film, a first semiconductor-side insulating film, and a first electrode-side insulating film. The first stacked structure body includes a plurality of first electrode films stacked along a first direction and a first inter-electrode insulat…
Who is the assignee on this patent?
Toshiba Kk
What technology area does this patent fall under?
Primary CPC classification H10D64/685. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 20 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).