Method of forming bus line designs for large-area OLED lighting

US9450027B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9450027-B2
Application numberUS-201414557939-A
CountryUS
Kind codeB2
Filing dateDec 2, 2014
Priority dateMay 12, 2011
Publication dateSep 20, 2016
Grant dateSep 20, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Systems, and methods for the design and fabrication of OLEDs, including large-area OLEDs with metal bus lines, are provided. For a given panel area dimension, target luminous emittance, OLED device structure and efficiency, and electrical resistivity and thickness of the bus line material and electrode onto which the bus lines are disposed, a bus line pattern may be designed to optimize Fill Factor (FF), Luminance Uniformity (U) and Power Loss (PL). Example designs may be to maximize FF, maximize U and minimize PL. or define minimum criteria for U and a maximum criteria for PL, and then to optimize the bus line layout to maximize FF. OLED panels including bus lines with different resistances along the bus line are also described.

First claim

Opening claim text (preview).

The invention claimed is: 1. A light emitting device having a panel comprising: a first electrode layer; an organic layer stack over the first electrode layer; a second electrode layer over the organic layer stack; at least one pair of first electrode contacts with the same electrical polarity in electrical contact with at least one of the first electrode layer and the second electrode layer; one or more second electrode contacts; a plurality of bus lines, each of the plurality of bus lines in electrical contact with: the at least one pair of first electrode contacts, and the at least one of the first electrode layer and the second electrode layer; and wherein the panel has a panel area >50 cm 2 , a Fill Factor (FF)>70%, and a Luminance Uniformity (U)>80%. 2. The device of claim 1 , wherein the plurality of bus lines are formed to run substantially perpendicular to the equipotential lines that would exist on the at least one of the first electrode layer and the second electrode layer in the absence of any bus lines. 3. The device of claim 1 , wherein each bus line of the plurality of bus lines is in electrical contact with the first electrode layer. 4. The device of claim 1 , wherein each bus line of the plurality of bus lines is in electrical contact with the second electrode layer. 5. The device of claim 1 , wherein: the at least one pair of first electrode contacts and a first set of the plurality of bus lines are in electrical contact with the first electrode layer; and the one or more second electrode contacts comprises at least one pair of second electrode contacts; and a second set of the plurality of bus lines are in electrical contact with the second electrode layer and the at least one pair of second electrode contacts. 6. The device of claim 1 , wherein the FF>80% and the U>90%. 7. The device of claim 1 , wherein the FF>90% and the U>90%. 8. The device of claim 1 , wherein the panel area operates greater than 8,000 lm/m 2 inclusive of light extraction enhancement. 9. The device of claim 1 , further comprising: a plurality of active areas arranged in the panel area; and at least one fuse connected to bus lines for each of the plurality of active areas. 10. The device of claim 1 , wherein the light emitting panel has a Color Rendering Index (CRI) R a >80 and a Duv <0.010. 11. The device of claim 1 , wherein there are electrode contacts on all sides of the panel area. 12. The device of claim 1 , wherein there are electrode contacts of at least one common polarity on all sides of the panel area. 13. The device of claim 1 , wherein a footprint of the electrode contacts is equal to or larger than a perimeter footprint of the panel area. 14. The device of claim 1 , wherein: the panel area is substantially rectangular; the at least one pair of first electrode contacts includes contacts of the same polarity on each side of the panel area; the plurality of bus lines are arranged such that a first set of the bus lines closely run substantially perpendicular to one pair of opposing sides of the panel area, and a second set of the bus lines closely run substantially perpendicular to the other pair of opposing sides of the panel area; and the first set of the bus lines and the second set of the bus lines are in electrical contact with the same electrode. 15. The device of claim 1 , wherein: the panel area is substantially rectangular; a first pair of opposing sides of the panel area have a relatively long length compared to a second pair of opposing sides of the panel area; the at least one pair of first electrode contacts includes contacts of the same polarity on at least the first pair of opposing sides of the panel area; and the plurality of bus lines are arranged to closely run only substantially perpendicular to the first pair of opposing sides of the panel area. 16. The device of claim 1 , wherein: the panel area includes a plurality of substantially rectangular active areas; first pairs of opposing sides of the active areas have a relatively long length compared to second pairs of opposing sides of the active areas; and the active areas are arranged such that the first pair of opposing sides of the active areas closely run substantially parallel to the plurality of bus lines. 17. A light emitting device with a panel comprising: a first electrode layer; one or more first electrode contacts; an organic layer stack; a second electrode layer; one or more second electrode contacts; and a plurality of bus lines in electrical contact with at least one of the one or more first electrode contacts and at least one electrode layer of the first and second electrode layers with the same electrical polarity as the at least one of the one or more first electrode contacts; wherein, at least one bus line of the plurality of bus lines comprises different resistances (R 1 ) along a length of the at least one bus line. 18. The device of claim 17 , wherein the bus lines are formed to run substantially perpendicular to the equipotential lines that would exist on one or more electrodes in the absence of any bus lines. 19. The light emitting device of claim 17 , wherein: at least one of the electrode layers includes a first contact of the electrode and a second contact of the electrode opposite the first contact of the electrode; a first bus line extends from the first contact of the electrode toward the second contact of the electrode; a second bus line extends from the second contact of the electrode toward the first contact of the electrode; a width of the first bus line decreases toward the second contact of the electrode, and a width of the second bus line decreases toward the first contact of the electrode. 20. The light emitting device of claim 17 , wherein a ratio between the minimum and maximum luminance gradient (dL/dx) min / (dL/dx) max across a panel area is greater than 0.5.

Assignees

Inventors

Classifications

  • Fuses, i.e. interconnections changeable from conductive to non-conductive · CPC title

  • Layouts of interconnections · CPC title

  • B82Y10/00Primary

    Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic · CPC title

  • Organoboranes · CPC title

  • combined with auxiliary electrodes · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9450027B2 cover?
Systems, and methods for the design and fabrication of OLEDs, including large-area OLEDs with metal bus lines, are provided. For a given panel area dimension, target luminous emittance, OLED device structure and efficiency, and electrical resistivity and thickness of the bus line material and electrode onto which the bus lines are disposed, a bus line pattern may be designed to optimize Fill Fa…
Who is the assignee on this patent?
Universal Display Corp
What technology area does this patent fall under?
Primary CPC classification B82Y10/00. Mapped technology areas include Operations & Transport.
When was this patent published?
Publication date Tue Sep 20 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).