Memory chip package having optically and electrically connected chips, memory system having the same and driving method thereof

US9449653B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9449653-B2
Application numberUS-201314094813-A
CountryUS
Kind codeB2
Filing dateDec 3, 2013
Priority dateMar 14, 2013
Publication dateSep 20, 2016
Grant dateSep 20, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A memory chip package includes memory chips stacked, electrically connected one another, and configured to input and output an optical signal through an optical line formed by a via penetrating the memory chips. The memory chips input and output optical signals with different wavelengths, and each of the memory chips has an optical-electrical converter configured to convert an optical signal with a corresponding wavelength into an electrical signal and to convert an electrical signal into an optical signal with the corresponding wavelength.

First claim

Opening claim text (preview).

What is claimed is: 1. A memory chip package comprising: a stack of memory chips electrically connected one another, the stack of the memory chips having a through-via extending therethrough, and the through-via constituting an optical path extending to and from each of the memory chips and the outside of the stack; a logic chip atop which the memory chips are stacked and configured to drive the memory chip package, and wherein each of the memory chips includes an optical-electrical converter which is operative to convert optical and electrical signals input thereto to corresponding electrical and optical signals, respectively, and a register programmable by an electrical signal input from an external device, the register is configured to store at least one value corresponding to one or more respective wavelengths of an optical signal, the memory chips are configured in such a way that an optical signal of the one or more respective wavelengths only can be transmitted from the optical path to each optical-electrical converter and such that among the memory chips the one or more respective wavelengths are different from each other, and the logic chip is configured to receive and output an optical signal only of a wavelength different from each of those that can be transmitted from the optical path to the optical-electrical converters of the memory chips. 2. The memory chip package of claim 1 , wherein the optical path is constituted by free spaces extending through substrates of each of the memory chips. 3. The memory chip package of claim 1 , wherein the optical path is constituted by an optical substance buried in the through-via. 4. The memory chip package of claim 3 , wherein the optical path is constituted by an optical fiber. 5. The memory chip package of claim 1 , wherein the memory chips comprise optical couplings, respectively, that optically couple the optical-electrical converters of the memory chips to the optical path and configure the memory chips such that optical signals of different wavelengths only can be transmitted from the optical path to the optical-electrical converters, respectively. 6. The memory chip package of claim 1 , wherein the memory chips comprise semitransparent mirrors, respectively, that optically couple the optical-electrical converters of the memory chips to the optical path and configure the memory chips such that optical signals of different wavelengths only can be transmitted from the optical path to the optical-electrical converters, respectively. 7. The memory chip package of claim 1 , further comprising: an interposer optically or electrically interconnecting the memory chips and the logic chip. 8. The memory chip package of claim 5 , wherein the register of each of the memory chips is operatively connected to the optical coupling of the memory chip to configure the optical coupling based on the at least one value. 9. The memory chip package of claim 8 , wherein the optical coupling of each of the memory chips is a wavelength division demultiplexer/multiplexer. 10. The memory chip package of claim 1 , wherein a wavelength of an optical signal used at a read operation of each memory chip is different from a wavelength of an optical signal used at a write operation of each memory chip. 11. The memory chip package of claim 1 , wherein a wavelength of an optical signal used as data of each memory chip is different from a wavelength of an optical signal used as a command/address of each memory chip. 12. The memory chip package of claim 1 , wherein at least one of the memory chips comprises a volatile memory device. 13. The memory chip package of claim 1 , wherein at least one of the memory chips comprises a nonvolatile memory device. 14. The memory chip package of claim 8 , wherein each of the memory chips has an electrically conductive via therethrough electrically connected to the register of the memory chip, whereby the register of each of the memory chips is programmable by an electrical signal input from an external device to the electrically conductive vias. 15. The memory chip package of claim 14 , wherein the logic chip has an electrically conductive via extending between the first and second sides of the logic chip and electrically connected to the electrically conductive vias of the memory chips. 16. A memory chip package comprising: a stack of memory chips electrically connected one another, the stack of the memory chips having a through-via extending therethrough, and the through-via constituting an optical path extending to and from each of the memory chips and the outside of the stack; and a logic chip atop which the memory chips are stacked and configured to drive the memory chip package, wherein each of the memory chips has an optical-electrical converter which is operative to convert optical and electrical signals input thereto to corresponding electrical and optical signals, respectively, the memory chips are configured in such a way that an optical signal of one or more respective wavelengths only can be transmitted from the optical path to each optical-electrical converter and such that among the memory chips the one or more respective wavelengths are different from each other, and wherein the logic chip is configured to receive and output an optical signal only of a wavelength different from each of those that can be transmitted from the optical path to the optical-electrical converters of the memory chips.

Assignees

Inventors

Classifications

  • characterised by non-galvanic coupling between the chips, e.g. capacitive coupling · CPC title

  • between a chip and a stacked insulating package substrate, interposer or RDL · CPC title

  • between stacked chips · CPC title

  • characterised by the through-semiconductor vias [TSVs] in the stacked chips · CPC title

  • optical coupling · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9449653B2 cover?
A memory chip package includes memory chips stacked, electrically connected one another, and configured to input and output an optical signal through an optical line formed by a via penetrating the memory chips. The memory chips input and output optical signals with different wavelengths, and each of the memory chips has an optical-electrical converter configured to convert an optical signal wi…
Who is the assignee on this patent?
Kim Jeong-Kyoum, Song Indal, Choi Junghwan, and 1 more
What technology area does this patent fall under?
Primary CPC classification H10W90/00. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 20 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).