LED driver, LED driving method and controller for LED driver

US9449546B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9449546-B2
Application numberUS-201414582011-A
CountryUS
Kind codeB2
Filing dateDec 23, 2014
Priority dateDec 23, 2013
Publication dateSep 20, 2016
Grant dateSep 20, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A LED driver, a LED driving method and a controller for LED driver are discussed in the present invention. The LED driver detects the phase of the input signal which is phase cut by a triac from a pre-E-transformer. The LED driver regulates the current flowing through the LED strings by varying the phase of the input signal.

First claim

Opening claim text (preview).

We claim: 1. A control circuit used in a LED driver, the LED driver includes an input port configured to receive an input signal, an output port configured to provide a driving voltage to a LED string, an intermediate node, a step-up stage having a first power switch coupled between the input port and the intermediate node, and a step-down stage having a second power switch and a third power switch coupled between the intermediate node and the output port, the control circuit comprising: a phase detector, having an input terminal coupled to the input port to receive the input signal, a first output terminal configured to generate a phase detecting signal indicative of phase information of the input signal, and a second output terminal configured to generate a cycle detecting signal indicative of cycle information of the input signal, wherein the cycle detecting signal is a short pulse signal; a step-up comparator, having a first input terminal configured to receive a reference signal, a second input terminal configured to receive a voltage feedback signal indicative of a voltage at the Intermediate node, and an output terminal configured to generate a step-up comparison signal based on the reference signal and the voltage feedback signal; a logical OR unit, having a first input terminal coupled to the second output terminal of the phase detector to receive the cycle detecting signal, a second input terminal coupled to the output terminal of the step-up comparator to receive the step-up comparison signal, and an output terminal configured to generate a step-up enable signal by executing logical OR operation on the cycle detecting signal and the step-up comparison signal; a step-up controller, coupled to the logical OR unit to receive the step-up enable signal, to get enabled or disabled by the step-up enable signal, and to generate a step-up control signal, the step-up control signal being used to control the first power switch; a logical AND unit, having a first input terminal coupled to the first output terminal of the phase detector to receive the phase detecting signal, a second input terminal coupled to the step-up comparator to receive the step-up comparison signal, and an output terminal configured to generate a logical AND signal by executing logical AND operation on the phase detecting signal and the step-up comparison signal; an average circuit, coupled to the output terminal of the logical AND unit to receive the logical AND signal and to generate an average signal; and a step-down controller, having a first input terminal configured to receive a LED current sense signal indicative of a current flowing through the LED string, a second input terminal coupled to the average circuit to receive the average signal, and an output terminal configured to generate a step-down control signal to control the second power switch and the third power switch. 2. The control circuit of claim 1 , wherein the step-down controller comprises: an error amplifier, having a first input terminal configured to receive the LED current sense signal, a second input terminal coupled to the average circuit to receive the average signal, and an output terminal configured to generate an error amplified signal; a step-down comparator, having a first input terminal coupled to the output terminal of the error amplifier to receive the error amplified signal, a second input terminal configured to receive an inductor current sense signal indicative of a current flowing through the second power switch, and an output terminal configured to generate a step-down comparison signal; and a control and logical circuit, coupled to the step-down comparator to receive the step-down comparison signal, and to generate the step-down control signal based on the step-down comparison signal. 3. The control circuit of claim 1 , the average circuit comprises an average resistor and an average capacitor coupled in series between the output terminal of the logical AND unit and the reference ground, wherein the average signal is generated at the conjunction node of the average resistor and the average capacitor. 4. The control circuit of claim 1 , wherein the phase detector comprises: a phase comparator, having a first input terminal configured to receive a threshold signal, a second input terminal configured to receive the input signal, and an output terminal configured to generate the phase detecting signal based on the threshold signal and the input signal; and a short pulse circuit, coupled to the output terminal of the phase comparator to receive the phase detecting signal, and to generate the cycle detecting signal with a short pulse in response to a falling edge of the phase detecting signal. 5. The control circuit of claim 1 , wherein the step-up comparator comprises a hysteresis comparator. 6. A LED driver, comprising: an input port, configured to receive an input signal, wherein the input signal is a phase cut voltage from a pre-E-transformer, the pre-E-transformer is with triac; an output port, configured to provide a driving voltage; an Intermediate node; an input capacitor, coupled between the input port and a reference ground; a first inductor and a diode, series coupled between the input port and the Intermediate node; a first power switch, coupled between the reference ground and the conjunction node of the first inductor and the diode; an Intermediate capacitor, coupled between the Intermediate node and the reference ground; a second power switch and a second inductor, series coupled between the Intermediate node and the output port; a third power switch, coupled between the reference ground and the conjunction node of the second power switch and the second inductor; an output capacitor, coupled between the output port and the reference ground; a LED string and a sense resistor, series coupled between the output port and the reference ground; a phase detector, having an input terminal coupled to the input port to receive the input signal, a first output terminal configured to generate a phase detecting signal indicative of phase information of the input signal, and a second output terminal configured to generate a cycle detecting signal indicative of cycle information of the input signal, wherein the cycle detecting signal is a short pulse signal; a step-up comparator, having a first input terminal configured to receive a reference signal, a second input terminal configured to receive a voltage feedback signal indicative of a voltage at the Intermediate node, and an output terminal configured to generate a step-up comparison signal based on the reference signal and the voltage feedback signal; a logical OR unit, having a first input terminal coupled to the second output terminal of the phase detector to receive the cycle detecting signal, a second input terminal coupled to the output terminal of the step-up comparator to receive the step-up comparison signal, and an output terminal configured to generate a step-up enable signal by executing logical OR operation on the cycle detecting signal and the step-up comparison signal; a step-up controller, coupled to the logical OR unit to receive the step-up enable signal, to get enabled or disabled by the step-up enable signal, and to generate a step-up control signal, the step-up control signal being used to control the first power switch; a logical AND unit, having a first input terminal coupled to the first output terminal of the phase detector to receive the phase detecting signal, a second input terminal coupled to the step-up comparator to receive the step-up comparison signal, and an output terminal configured to generate a logical AND signal by executing logical AND operation on the phase detecting signal and the step-up comparison signal; an average circui

Assignees

Inventors

Classifications

  • Generation of voltages supplied to electrode drivers in a matrix display other than LCD · CPC title

  • Electroluminescent light sources · CPC title

  • including plural semiconductor devices as final control devices for a single load · CPC title

  • Details of voltage level shifters arranged for use in a driving circuit · CPC title

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9449546B2 cover?
A LED driver, a LED driving method and a controller for LED driver are discussed in the present invention. The LED driver detects the phase of the input signal which is phase cut by a triac from a pre-E-transformer. The LED driver regulates the current flowing through the LED strings by varying the phase of the input signal.
Who is the assignee on this patent?
Chengdu Monolithic Power Sys
What technology area does this patent fall under?
Primary CPC classification G09G3/32. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Sep 20 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).