Core test method and core test circuit
US-2024345941-A1 · Oct 17, 2024 · US
US9448912B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9448912-B2 |
| Application number | US-201314100046-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 9, 2013 |
| Priority date | Aug 10, 2012 |
| Publication date | Sep 20, 2016 |
| Grant date | Sep 20, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method and system are provided for providing a service address space for diagnostics collection. The method includes: providing a service co-processor attached to a main processor, wherein the service co-processor maintains an independent copy of the main processor's address space in the form of a service address space; and updating the service address space by receiving storage update packets from the main processor and applying the storage update packets to the service address space.
Opening claim text (preview).
What is claimed is: 1. A method for providing service address space for diagnostics collection, comprising: providing a service co-processor with a service address space attached to a main processor, wherein the main processor is provided with a main address space, the service address space and the main address space being a full range of memory available to the respective service co-processor and the main processor, wherein the service co-processor creates and maintains an independent copy of the main address space in the form of the service address space, the service co-processor initializing the service address space by copying data from the main address space; and updating the service address space by receiving storage delta packets from the main processor and applying the storage delta packets to the service address space. 2. The method of claim 1 , further comprising attaching the service co-processor to the main processor via an instruction pipe and a command pipe. 3. The method of claim 1 , further comprising delegating, by a service delegation component of the main processor, collection of diagnostic data to the co-processor by sending a collection command via the command pipe from the main processor to the service co-processor for collection of data from the service address space. 4. The method of claim 1 , further comprising intercepting, by an instruction intercepting component of the main processor, instructions that modify the main address space. 5. The method of claim 1 , further comprising generating, by a storage delta packet generator of the main processor, the storage delta packets. 6. The method of claim 1 , further comprising: queuing the storage delta packets in an instruction pipe from the main processor to the service co-processor such that the service co-processor runs behind the main processor; and wherein the service address space contains a historical copy of the main address space.
in a multiprocessor or a multi-core unit (multiprocessors per se G06F15/80) · CPC title
using additional hardware · CPC title
Data logging (G06F11/14, G06F11/2205 take precedence) · CPC title
Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation {; Recording or statistical evaluation of user activity, e.g. usability assessment} · CPC title
for multiprocessing or multitasking · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.