Gate Structure and Method for Fabricating the Same
US-2015372149-A1 · Dec 24, 2015 · US
Non-volatile memory device including charge trapping layer and method for fabricating the same
US9437751B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9437751-B2 |
| Application number | US-201414555040-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 26, 2014 |
| Priority date | Dec 19, 2013 |
| Publication date | Sep 6, 2016 |
| Grant date | Sep 6, 2016 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A non-volatile memory device includes a charge trapping layer for trapping charges. The charge trapping layer includes a linker layer formed over a substrate and including linkers to be bonded to metal ions metallic nanoparticles formed out of the metal ions over the linker layer and a nitride filling gaps between the metallic nanoparticles.
First claim
Opening claim text (preview).
What is claimed is: 1. A method for fabricating a non-volatile memory device, comprising: forming a tunneling layer over a substrate; and forming a charge trapping layer over the tunneling layer, wherein the forming of the charge trapping layer comprises: forming a linker layer, which includes linkers, over the tunneling layer; forming metal ions over the linker layer; forming metallic nanoparticles by growing from the metal ions; and forming a nitride over the metallic…
Assignees
Inventors
Classifications
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9437751B2 cover?
- A non-volatile memory device includes a charge trapping layer for trapping charges. The charge trapping layer includes a linker layer formed over a substrate and including linkers to be bonded to metal ions metallic nanoparticles formed out of the metal ions over the linker layer and a nitride filling gaps between the metallic nanoparticles.
- Who is the assignee on this patent?
- Sk Innovation Co Ltd
- What technology area does this patent fall under?
- Primary CPC classification H10D30/6891. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Sep 06 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).