Display co-processing

US9436970B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9436970-B2
Application numberUS-201414200213-A
CountryUS
Kind codeB2
Filing dateMar 7, 2014
Priority dateMar 15, 2013
Publication dateSep 6, 2016
Grant dateSep 6, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In embodiments of display co-processing, a computing device includes a display, a full-power processor, and a low-power processor that can alter visual content presented by the display without utilizing the full-power processor. The low-power processor can, responsive to a request from the full-power processor, generate additional display data to update display data stored in a frame-buffer of the display. The low-power processor can then transmit the additional display data to the frame-buffer effective to alter at least a portion of the visual content presented by the display. In some embodiments, the additional display data is transmitted via a protocol converter that forwards the display data to the display using a display-specific communication protocol.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method comprising: rendering and transmitting, by an application processor, display data to a display; causing, by a display manager based on a computing device entering a state of low graphical activity, the application processor to write data to control registers of the low-power processor and enter a low-power state; decreasing, by the display based on the computing device entering the state of low graphical activity, a refresh-frequency of visual content; and generating and sending to the display, by a low-power processor based on the computing device entering the state of low graphical activity and based on the data stored in the control registers by the application processor, additional display data to alter at least a portion of visual content presented by the display. 2. The method as recited in claim 1 , wherein the application processor includes a graphics processing unit (GPU). 3. A method comprising: receiving, by a low-power processor from an application processor, a request to alter visual content presented by a display; generating, based on the request, additional display data to alter the visual content presented by the display; causing a protocol converter to initiate a data transfer session with the display, the protocol converter configured to forward data to the display using a display-specific communication protocol, the data transfer session including signaling a mobile industry processor interface (MIPI) compliant data transfer initiation sequence or a MIPI compliant data transfer termination sequence; transmitting, during the data transfer session, the additional display data to the protocol converter; and causing the protocol converter to terminate the data transfer session effective to cause the display to update the visual content based on the additional display data. 4. The method as recited in claim 3 , wherein the MIPI compliant data transfer initiation sequence or MIPI compliant data transfer termination sequence comprises the MIPI compliant data transfer initiation sequence. 5. The method as recited in claim 3 , wherein the MIPI compliant data transfer initiation sequence or MIPI compliant data transfer termination sequence comprises the MIPI compliant data transfer termination sequence. 6. The method as recited in claim 3 , further comprising altering the visual content presented by the display by altering a luminance or gamma of at least a portion of the visual content. 7. The method as recited in claim 3 , further comprising, prior to generating the additional display data, accessing additional information describing luminance and timing parameters for altering the visual content presented by the display. 8. The method as recited in claim 7 , wherein the additional information is stored in data registers accessible by the low-power processor. 9. The method as recited in claim 3 , further comprising transmitting, to the application processor, an indication of a status of the visual content presented by the display. 10. A system comprising: a display configured to present visual content based on display data stored in a frame-buffer; a first processor configured to, upon entry of the system into a low-power state, write data describing alteration of the visual content to control registers; and a second processor configured to: generate, based on the data written to the control registers, additional display data to update less than all of the display data stored in the frame-buffer; and write the additional display data to the frame-buffer of the display to alter at least a portion of the visual content presented by the display. 11. The system as recited in claim 10 , wherein the first processor and the second processor write the respective display data and additional display data to the frame-buffer via a de-multiplexor operably coupled to a display-specific interface of the display. 12. The system as recited in claim 10 , wherein: the second processor does not include a display-specific data interface, the system further includes a protocol converter configured to forward the display data to the display using a display-specific communication protocol, and the additional display data is communicated to the protocol converter that is configured to write the additional display data to the frame-buffer. 13. The system as recited in claim 12 , wherein the additional display data alters a gamma or luminescence of the visual content. 14. The system as recited in claim 12 , wherein the second processor is further configured to update display status registers to track alterations of the visual content. 15. The system as recited in claim 14 , wherein the first processor is further configured to access the display status registers and determine whether to request further alterations to the visual content by the second processor based on the display status registers. 16. The method as recited in claim 1 , wherein the data written to the control registers of the low-power processor by the application processor includes timing parameters for the low-power processor to alter the visual content. 17. The method as recited in claim 1 , wherein the data written to the control registers of the low-power processor by the application processor includes an off time specifying an amount of time between alterations for the low-power processor to alter the visual content. 18. The method as recited in claim 1 , wherein the data written to the control registers of the low-power processor by the application processor includes a partial region register index indicating a start position within a region of the display. 19. The method as recited in claim 1 , further comprising the application processor pushing notifications to the low-power processor while the application processor is in the low-power state. 20. The method as recited in claim 1 , further comprising: writing, by the low-power processor to status registers of the low-power processor, display status data tracking a current state of alterations of the visual content; and determining, by the application processor based on the status registers, whether the low-power processor successfully altered the visual content. 21. A system comprising: a low-power processor configured to: receive, from an application processor, a request to alter visual content presented by a display; generate, based on the request, additional display data to alter the visual content presented by the display; and transmit, during a data transfer session, the additional display data to a protocol converter; and the protocol converter configured to: initiate a data transfer session with the display, the data transfer session including signaling a mobile industry processor interface (MIPI) compliant data transfer initiation sequence or a MIPI compliant data transfer termination sequence; forward the additional display data to the display using a display-specific communication protocol; and terminate the data transfer session effective to cause the display to update the visual content based on the additional display data.

Assignees

Inventors

Classifications

  • Partial updating of the display screen · CPC title

  • Use of a frame buffer in a display terminal, inclusive of the display panel · CPC title

  • Overlay of images, i.e. displayed pixel being the result of switching between the corresponding input pixels · CPC title

  • Adapting incoming signals to the display format of the display terminal · CPC title

  • considering hardware capabilities · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9436970B2 cover?
In embodiments of display co-processing, a computing device includes a display, a full-power processor, and a low-power processor that can alter visual content presented by the display without utilizing the full-power processor. The low-power processor can, responsive to a request from the full-power processor, generate additional display data to update display data stored in a frame-buffer of …
Who is the assignee on this patent?
Google Technology Holdings LLC
What technology area does this patent fall under?
Primary CPC classification G06T1/20. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Sep 06 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).