Flash memory controller and associated control method
US-2024377989-A1 · Nov 14, 2024 · US
US9436625B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9436625-B2 |
| Application number | US-201213517534-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 13, 2012 |
| Priority date | Jun 13, 2012 |
| Publication date | Sep 6, 2016 |
| Grant date | Sep 6, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Banks within a dynamic random access memory (DRAM) are managed with virtual bank managers. A DRAM controller receives a new memory access request to DRAM including a plurality of banks. If the request accesses a location in DRAM where no virtual bank manager includes parameters for the corresponding DRAM page, then a virtual bank manager is allocated to the physical bank associated with the DRAM page. The bank manager is initialized to include parameters needed by the DRAM controller to access the DRAM page. The memory access request is then processed using the parameters associated with the virtual bank manager. One advantage of the disclosed technique is that the banks of a DRAM module are controlled with fewer bank managers than in previous DRAM controller designs. As a result, less surface area on the DRAM controller circuit is dedicated to bank managers.
Opening claim text (preview).
What is claimed is: 1. A computer-implemented method for allocating virtual bank managers within a dynamic random access memory (DRAM) controller, the method comprising: receiving a first memory access request directed to a DRAM comprising a plurality of physical banks; identifying a first physical bank within the plurality of physical banks that is associated with the first memory access request; determining whether a first virtual bank manager included in a plurality of virtual bank managers that reside within the DRAM controller is available for allocation to the first physical bank; if the first virtual bank manager is available, then: allocating the first virtual bank manager to the first physical bank; and associating the first virtual bank manager with the first memory access request; or if the first virtual bank manager is not available, then: waiting until the first virtual bank manager is available for allocation; allocating the first virtual bank manager to the first physical bank; and associating the first virtual bank manager with the first memory access request. 2. The method of claim 1 , further comprising: retrieving one or more parameters from the first virtual bank manager; and completing at least one phase of the first memory access request based on the one or more parameters. 3. The method of claim 1 , further comprising: determining that the first memory access request has reached a final phase of execution; and releasing the first virtual bank manager such that the first virtual bank manager is available for allocation to a second memory access request. 4. The method of claim 3 , further comprising: receiving a second memory access request directed to the first physical bank; and associating the first virtual bank manager with the second memory access request. 5. The method of claim 1 , further comprising initializing the first virtual bank manager with one or more timing parameters associated with the first physical bank. 6. The method of claim 5 , wherein the one or more timing parameters include at least one of a row active time and a pre-charge time. 7. The method of claim 1 , further comprising initializing the first virtual bank manager with one or more timing parameters associated with a first memory page associated with the first physical bank. 8. The method of claim 7 , further comprising: receiving a second memory access request directed to the first memory page associated with the first physical bank; and associating the first virtual bank manager with the second memory access request. 9. The method of claim 7 , further comprising: receiving a second memory access request directed to a second memory page associated with the first physical bank; determining whether a second virtual bank manager included in the plurality of virtual bank managers is available for allocation to the first physical bank; if the second virtual bank manager is available, then: allocating the second virtual bank manager to the first physical bank; initializing the second virtual bank manager with one or more timing parameters associated with the second memory page associated with the first physical bank; and associating the second virtual bank manager with the second memory access request; or if the second virtual bank manager is not available, then: waiting until the second virtual bank manager is available for allocation; allocating the second virtual bank manager to the first physical bank; initializing the second virtual bank manager with one or more timing parameters associated with the second memory page associated with the first physical bank; and associating the second virtual bank manager with the second memory access request. 10. A dynamic random access memory (DRAM) controller, comprising: an arbitration unit; a plurality of virtual bank managers coupled to the arbitration unit; and a virtual bank allocation unit that is coupled to the arbitration unit and configured to perform the steps of: receiving a first memory access request directed to a DRAM comprising a plurality of physical banks; identifying a first physical bank within the plurality of physical banks that is associated with the first memory access request; determining whether a first virtual bank manager included in the plurality of virtual bank managers is available for allocation to the first physical bank; if the first virtual bank manager is available, then: allocating the first virtual bank manager to the first physical bank; and associating the first virtual bank manager with the first memory access request; or if the first virtual bank manager is not available, then: waiting until the first virtual bank manager is available for allocation; allocating the first virtual bank manager to the first physical bank; and associating the first virtual bank manager with the first memory access request. 11. The DRAM controller of claim 10 , wherein the virtual bank allocation unit is further configured to perform the steps of: retrieving one or more parameters from the first virtual bank manager; and completing at least one phase of the first memory access request based on the one or more parameters. 12. The DRAM controller of claim 10 , wherein the virtual bank allocation unit is further configured to perform the steps of: determining that the first memory access request has reached a final phase of execution; and releasing the first virtual bank manager such that the first virtual bank manager is available for allocation to a second memory access request. 13. The DRAM controller of claim 10 , wherein the virtual bank allocation unit is further configured to perform the steps of: receiving a second memory access request directed to the first physical bank; and associating the first virtual bank manager with the second memory access request. 14. The DRAM controller of claim 10 , wherein the virtual bank allocation unit is further configured to perform the step of initializing the first virtual bank manager with one or more timing parameters associated with the first physical bank. 15. The DRAM controller of claim 10 , wherein the virtual bank allocation unit is further configured to perform the step of initializing the first virtual bank manager with one or more timing parameters associated with a first memory page associated with the first physical bank. 16. The DRAM controller of claim 10 , wherein the virtual bank allocation unit is further configured to perform the steps of: receiving a second memory access request directed to the first memory page associated with the first physical bank; and associating the first virtual bank manager with the second memory access request. 17. The DRAM controller of claim 9 , wherein the virtual bank allocation unit is further configured to perform the steps of: receiving a second memory access request directed to a second memory page associated with the first physical bank; determining whether a second virtual bank manager included in the plurality of virtual bank managers is available for allocation to the first physical bank; if the second virtual bank manager is available, then: allocating the second virtual bank manager to the first physical bank; initializing the second virtual bank manager with one or more timing parameters associated with the second memory page associated with the first physical bank; and associating the second virtual bank manager with the second memory access request; or if the second virtual bank manager is not available, then: waiting
Power efficiency · CPC title
Address translation · CPC title
for multiple virtual address spaces, e.g. segmentation (G06F12/1036 takes precedence) · CPC title
with centralised address assignment · CPC title
Details of memory controller · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.