Non-intrusive monitoring and control of integrated circuits

US9436565B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9436565-B2
Application numberUS-201414281219-A
CountryUS
Kind codeB2
Filing dateMay 19, 2014
Priority dateJul 4, 2013
Publication dateSep 6, 2016
Grant dateSep 6, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An application-specific integrated circuit (ASIC) is provided. The ASIC includes a group of non-configurable circuits customized for performing operations for a particular use. The ASIC also includes a set of reconfigurable circuits for configurably performing a set of operations based on configuration data. The ASIC also includes a configuration and monitoring network that receives a set of signals from the non-configurable circuits of the ASIC. The configuration and monitoring network also receives incremental sets of configuration data while the ASIC is performing operations of the user design. Each incremental set of data is used for reconfiguring the configuration and monitoring network (i) to monitor one or more signals in the set of signals and (ii) to take a set of actions when values of the monitored signals satisfy a condition.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of monitoring operations of an integrated circuit (IC), the IC comprising a set of configurable circuits for configurably performing a set of operations based on configuration data, the method comprising: loading a first set of configuration data into the IC to configure a plurality of configurable circuits in the set of configurable circuits to perform operations of a user design; receiving a definition of (i) an event based on values of a set of signals in the user design and (ii) a set of corresponding actions to take when the event occurs; generating an incremental second set of configuration data based on the definition of the event and the set of corresponding actions; and while the IC is performing the operations of the user design, loading the incremental second set of configuration data into the IC to monitor for the event and to take the set of actions when the event occurs. 2. The method of claim 1 , wherein loading the incremental second set of configuration data into the IC does not alter the functionality performed by the parts of the IC under the control the first set of configuration data. 3. The method of claim 1 , wherein the first set of configuration data is generated from the user design, wherein generating the incremental second set of configuration data does not require modifying the user design. 4. The method of claim 1 , wherein the first set of configuration data is generated by compiling the user design specified in register-transfer language (RTL), wherein generating the incremental second set of configuration data does not require recompiling the user design. 5. The method of claim 1 , wherein the set of actions comprises storing a value of one or more signals in the IC. 6. The method of claim 1 , wherein the set of actions comprises sending a value of one or more signals to an output port of the IC. 7. The method of claim 1 , wherein the set of actions comprises generating a signal to halt the operations of the IC. 8. The method of claim 1 , wherein the set of actions comprises reconfiguring a set of configurable circuits in the IC. 9. The method of claim 1 , wherein generating an incremental second set of configuration data comprises: identifying at least one signal in the set of signals used to define the even that is not generated during the operation of the IC; and reconstructing said at least one signal from a set of signals generated during the operation of the IC. 10. A non-transitory machine readable medium storing a program for monitoring operations of an integrated circuit (IC), the IC comprising a set of configurable circuits for configurably performing a set of operations based on configuration data, the program comprising sets of instructions for: loading a first set of configuration data into the IC to configure a plurality of configurable circuits in the set of configurable circuits to perform operations of a user design; receiving a definition of (i) an event based on values of a set of signals in the user design and (ii) a set of corresponding actions to take when the event occurs; generating an incremental second set of configuration data based on the definition of the event and the set of corresponding actions; and loading, while the IC is performing the operations of the user design, the incremental second set of configuration data into the IC to monitor for the event and to take the set of actions when the event occurs. 11. The non-transitory machine readable medium of claim 10 , wherein loading the incremental second set of configuration data into the IC does not alter the functionality performed by the parts of the IC under the control the first set of configuration data. 12. The non-transitory machine readable medium of claim 10 , wherein the first set of configuration data is generated from the user design, wherein generating the incremental second set of configuration data does not require modifying the user design. 13. The non-transitory machine readable medium of claim 10 , wherein the first set of configuration data is generated by compiling the user design specified in register-transfer language (RTL), wherein generating the incremental second set of configuration data does not require recompiling the user design. 14. The non-transitory machine readable medium of claim 10 , wherein the set of actions comprises storing a value of one or more signals in the IC. 15. The non-transitory machine readable medium of claim 10 , wherein the set of actions comprises sending a value of one or more signals to an output port of the IC. 16. The non-transitory machine readable medium of claim 10 , wherein the set of actions comprises generating a signal to halt the operations of the IC. 17. The non-transitory machine readable medium of claim 10 , wherein the set of actions comprises reconfiguring a set of configurable circuits in the IC. 18. The non-transitory machine readable medium of claim 10 , wherein the set of instructions for generating an incremental second set of configuration data comprises a set of instructions for: identifying at least one signal in the set of signals used to define the even that is not generated during the operation of the IC; and reconstructing said at least one signal from a set of signals generated during the operation of the IC.

Assignees

Inventors

Classifications

  • Event-based monitoring · CPC title

  • with hardware acceleration, e.g. by using field programmable gate array [FPGA] or emulation · CPC title

  • for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD] · CPC title

  • G06F11/263Primary

    Generation of test inputs, e.g. test vectors, patterns or sequences {; with adaptation of the tested hardware for testability with external testers} · CPC title

  • Root cause analysis, i.e. error or fault diagnosis (in a hardware test environment G06F11/22; in a software test environment G06F11/36) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9436565B2 cover?
An application-specific integrated circuit (ASIC) is provided. The ASIC includes a group of non-configurable circuits customized for performing operations for a particular use. The ASIC also includes a set of reconfigurable circuits for configurably performing a set of operations based on configuration data. The ASIC also includes a configuration and monitoring network that receives a set of si…
Who is the assignee on this patent?
Altera Corp
What technology area does this patent fall under?
Primary CPC classification G06F11/263. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Sep 06 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).