Reducing MEMS stiction by deposition of nanoclusters

US9434602B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9434602-B2
Application numberUS-201414446910-A
CountryUS
Kind codeB2
Filing dateJul 30, 2014
Priority dateJul 30, 2014
Publication dateSep 6, 2016
Grant dateSep 6, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Certain microelectromechanical systems (MEMS) devices, and methods of creating them, are disclosed. The method may include forming a structural layer over a substrate; forming a mask layer over the structural layer, wherein the mask layer is formed with a material selective to an etching process; forming a plurality of nanoclusters on the mask layer; and etching the structural layer using at least the etching process.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for manufacturing a microelectromechanical systems (MEMS) device, the method comprising: forming a structural layer over a substrate; forming a mask layer over the structural layer, wherein the mask layer is formed with a material selective to an etching process; forming a plurality of nanoclusters on the mask layer; using the nanoclusters as a mask for removing portions of the mask layer; and etching the structural layer using remaining portions of the mask layer as a mask for the etching of the structural layer forming a plurality of surface roughness features on a travel stop of the MEMS device. 2. The method of claim 1 , wherein the etching process comprises: a first etching process for the removing portions of the mask layer; and a second etching process operable to etch the structural layer. 3. The method of claim 2 , wherein performing the second etching process further comprises removing the plurality of nanoclusters. 4. The method of claim 1 , wherein the etching process comprises an anisotropic etch. 5. The method of claim 1 , wherein the etching process comprises an isotropic etch. 6. The method of claim 1 , further comprises: forming a sacrificial layer on the etched structural layer; and forming a second structural layer over the sacrificial layer. 7. The method of claim 6 , further comprising planarizing a portion of the sacrificial layer prior to forming the second structural layer. 8. The method of claim 1 , wherein a nanocluster comprises one of silicon carbide, silicon germanium, polysilicon, silicon, or germanium, wherein the nanocluster is one of the plurality of nanoclusters. 9. The method of claim 1 , wherein the structural layer comprises a polysilicon layer. 10. The method of claim 1 , wherein the material selective to the etching process comprises a silicon oxide. 11. A method for manufacturing a microelectromechanical systems (MEMS) device, the method comprising: forming a structural layer over a substrate; forming a mask layer over the structural layer; forming a plurality of nanoclusters on the mask layer; using the nanoclusters as a mask for removing portions of the mask layer; and etching the structural layer using remaining portions of the mask layer as a mask for the etching of the structural layer forming a plurality of surface roughness features of a travel stop feature of the MEMS device; and forming a movable body, wherein the structural layer forms a fixed surface having a portion facing a major surface of the movable body, and the fixed surface is operable to contact at least a portion of the plurality of surface roughness features. 12. The method of claim 11 , further comprising: forming a sacrificial layer on the etched structural layer; and forming a second structural layer over the sacrificial layer. 13. The method of claim 11 , wherein the movable body comprises: a pivoting proof mass of a teeter-totter accelerometer; the travel stop feature is configured to contact the structural layer to prevent over rotation of the pivoting proof mass, and comprises a portion of the major surface facing the fixed surface. 14. The method of claim 13 , wherein: a portion of the travel stop feature is formed using a process comprising: forming a sacrificial layer on the etched structural layer; and forming a second structural layer over the sacrificial layer. 15. The method of claim 14 , wherein the portion of the travel stop feature is formed using a process further comprising planarizing a portion of the sacrificial layer prior to forming the second structural layer. 16. The method of claim 11 , wherein the plurality of nanoclusters are formed of one of silicon carbide, silicon germanium, polysilicon, silicon, or germanium.

Assignees

Inventors

Classifications

  • Accelerometers · CPC title

  • See-saws · CPC title

  • B81B3/001Primary

    Structures having a reduced contact area, e.g. with bumps or with a textured surface · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9434602B2 cover?
Certain microelectromechanical systems (MEMS) devices, and methods of creating them, are disclosed. The method may include forming a structural layer over a substrate; forming a mask layer over the structural layer, wherein the mask layer is formed with a material selective to an etching process; forming a plurality of nanoclusters on the mask layer; and etching the structural layer using at le…
Who is the assignee on this patent?
Steimle Robert F, Montez Ruben B, Freescale Semiconductor Inc
What technology area does this patent fall under?
Primary CPC classification B81B3/001. Mapped technology areas include Operations & Transport.
When was this patent published?
Publication date Tue Sep 06 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).