Frame pacing for improved experiences in 3D applications
US-12057090-B2 · Aug 6, 2024 · US
Memory access device
US9430992B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9430992-B2 |
| Application number | US-201113992996-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 10, 2011 |
| Priority date | Mar 10, 2011 |
| Publication date | Aug 30, 2016 |
| Grant date | Aug 30, 2016 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A first look-up table ( 10 ) outputs a result of dividing a horizontal component of a pixel address in the block by number of pixels in a horizontal component of the cell. A second look-up table ( 12 ) outputs a result of dividing a vertical component of a pixel address in the block by number of pixels in a vertical component of the cell. A third look-up table ( 14 ) outputs a residue as a result of dividing a horizontal component of a pixel address in the block by number of pixels in a horizontal component of the cell. A fourth look-up table ( 16 ) outputs a residue as a result of dividing a vertical component of a pixel address in the block by number of pixels in a vertical component of the cell. The output values of the first and second look-up tables ( 10,12 ) are addresses of the cell for burst access to the memory. The output values of the third and fourth look-up tables ( 14,16 ) are used as pixel addresses in the cell.
First claim
Opening claim text (preview).
The invention claimed is: 1. A memory access device, comprising: calculating a number of pixels in one burst access by dividing a number of bits obtained in one burst access of a memory storing an image frame by a number of bits per pixel and discarding a fraction of a remainder after dividing the number of bits obtained in one burst access of the memory storing the image frame by the number of bits per pixel; arranging a rectangular area having number of pixels equal to or less…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9430992B2 cover?
- A first look-up table ( 10 ) outputs a result of dividing a horizontal component of a pixel address in the block by number of pixels in a horizontal component of the cell. A second look-up table ( 12 ) outputs a result of dividing a vertical component of a pixel address in the block by number of pixels in a vertical component of the cell. A third look-up table ( 14 ) outputs a residue as a resu…
- Who is the assignee on this patent?
- Yamada Yasuhiro, Nagai Norihiko, Ntt Electronics Corp
- What technology area does this patent fall under?
- Primary CPC classification G06T1/60. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Aug 30 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).