Dynamic sleep mode based upon battery charge

US9426748B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9426748-B2
Application numberUS-201414329790-A
CountryUS
Kind codeB2
Filing dateJul 11, 2014
Priority dateJul 11, 2014
Publication dateAug 23, 2016
Grant dateAug 23, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A power management technique is provided that operates with regard to a dynamic sleep threshold voltage. If a device's battery voltage is greater than the dynamic sleep threshold voltage, a voltage rail for the device is collapsed during a sleep mode for the device. Conversely, if the battery voltage is less than the dynamic sleep threshold voltage, the voltage rail is sourced during the sleep mode for the device.

First claim

Opening claim text (preview).

We claim: 1. A power management integrated circuit (PMIC), comprising: a first power regulator; and a control logic circuit configured to control the first power regulator to source a corresponding power rail while a battery voltage is less than a dynamic sleep threshold voltage when a device powered by the corresponding power rail is in the sleep mode and to power collapse the corresponding power rail while the battery voltage is greater than the dynamic sleep threshold voltage when the device is in the sleep mode. 2. The PMIC of claim 1 , wherein the first power regulator comprises a plurality of first power regulators. 3. The PMIC of claim 1 , wherein the first power regulator comprises a linear dropout regulator. 4. The PMIC of claim 1 , wherein the first power regulator comprises a switching power regulator. 5. The PMIC of claim 4 , wherein the switching power regulator comprises a buck converter. 6. The PMIC of claim 1 , further comprising: a second power regulator configured to source a second power rail for the device, wherein the control logic circuit is further configured to control the second power regulator to source the second power rail according to a first voltage stepping rate while the battery voltage is greater than the dynamic sleep threshold voltage when the device transitions from the sleep mode to an active mode and to source the second power rail according to a second voltage stepping rate while the battery voltage is less than the dynamic sleep threshold voltage when the device transitions from the sleep mode to the active mode, and wherein the first voltage stepping rate is greater than the second voltage stepping rate. 7. The PMIC of claim 6 , wherein the first voltage stepping rate is approximately 40 millivolts per microsecond and the second voltage stepping rate is approximately 5 millivolts per microsecond. 8. The PMIC of claim 1 , wherein the dynamic sleep threshold is approximately 3.5 volts. 9. The PMIC of claim 1 , further comprising a second power regulator configured to source a second power rail for the device, wherein the control logic circuit is configured to control the second power regulator independently from the dynamic sleep threshold voltage. 10. A method, comprising: responsive to a device transitioning to a sleep mode of operation, shutting off a first power regulator for a first voltage rail for the device when a battery voltage for a battery supplying the first power regulator is greater than a dynamic sleep threshold voltage; and responsive to the device transitioning to the sleep mode of operation, driving the first power regulator to source the first voltage rail when the battery voltage is less than the dynamic sleep threshold voltage. 11. The method of claim 10 , wherein shutting off a first power regulator comprises shutting off a linear dropout regulator. 12. The method of claim 10 , wherein driving the power regulator comprises driving the power regulator to source the voltage rail to a voltage that is less than an active mode of operation voltage for the device. 13. The method of claim 12 , further comprising: responsive to the device transitioning from the sleep mode to an active mode of operation, sourcing a second voltage rail for the device according to a first voltage stepping rate when the battery voltage is greater than the dynamic sleep threshold voltage. 14. The method of claim 13 , further comprising: responsive to the device transitioning from the sleep mode to the active mode of operation, sourcing the second voltage rail for the device according to a second voltage stepping rate when the battery voltage is less than the dynamic sleep threshold voltage, wherein the second voltage stepping rate is less than the first voltage stepping rate. 15. The method of claim 10 , wherein the device is a cellular telephone, the method further comprising: responsive to the cellular telephone transitioning to a sleep mode of operation when the battery voltage is less than the dynamic sleep threshold voltage, shutting off a second power regulator for a second voltage rail, wherein the second voltage rail supplies circuitry in the cellular telephone that is not essential for supporting voice calls and wherein the first voltage rail supplies circuitry in the cellular telephone that is essential for supporting voice calls. 16. A system, comprising: a battery; a system-on-a-chip (SOC) including at least a first power domain supplied by a first power rail; and means for managing the first power rail so that the first power rail is collapsed during a sleep mode for the SOC when a battery voltage for the battery is greater than a dynamic sleep threshold voltage and so that the first power rail is sourced during the sleep mode for the SOC when the battery voltage is less than the dynamic sleep threshold voltage. 17. The system of claim 16 , wherein the SOC further includes a second power domain supplied by a second power rail, and wherein the means for managing the first power rail is further configured to manage the second power rail so that the second power rail is collapsed during the sleep mode for the SOC regardless of a magnitude for the battery voltage with regard to the dynamic sleep threshold voltage. 18. The system of claim 16 , wherein the SOC is configured to shut down if the battery voltage is less than a cutoff threshold voltage. 19. The system of claim 17 , wherein the cutoff threshold voltage is approximately 3.4 volts and the dynamic sleep threshold is approximately 3.5 volts. 20. The system of claim 16 , wherein the system comprises a cellular telephone.

Assignees

Inventors

Classifications

  • G06F1/3212Primary

    Monitoring battery levels, e.g. power saving mode being initiated when battery voltage goes below a certain level · CPC title

  • according to available power supply, e.g. switching off when a low battery condition is detected · CPC title

  • H02J1/00Primary

    Circuit arrangements for DC mains or DC distribution networks · CPC title

  • using monitoring of local events, e.g. events related to user activity · CPC title

  • by switching off individual functional units in the computer system · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9426748B2 cover?
A power management technique is provided that operates with regard to a dynamic sleep threshold voltage. If a device's battery voltage is greater than the dynamic sleep threshold voltage, a voltage rail for the device is collapsed during a sleep mode for the device. Conversely, if the battery voltage is less than the dynamic sleep threshold voltage, the voltage rail is sourced during the sleep …
Who is the assignee on this patent?
Qualcomm Inc
What technology area does this patent fall under?
Primary CPC classification G06F1/3212. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 23 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).