Power Converter Circuit, Power Supply System and Method
US-2015008748-A1 · Jan 8, 2015 · US
US9425622B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9425622-B2 |
| Application number | US-201313736796-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 8, 2013 |
| Priority date | Jan 8, 2013 |
| Publication date | Aug 23, 2016 |
| Grant date | Aug 23, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A power converter circuit includes a synchronization circuit that is configured to generate at least one synchronization signal. A series circuit includes a number of converter units configured to output an output current. At least one of the converter units includes a transformer and is configured to generate an output current such that a frequency or a phase of the generated output current is dependent on the synchronization signal.
Opening claim text (preview).
What is claimed is: 1. A power converter circuit, comprising: a synchronization circuit configured to generate at least one synchronization signal; and a series circuit comprising a plurality of converter units configured to output an output current; wherein a first converter unit of the plurality of converter units comprises a transformer and is configured to generate an output current such that a frequency or a phase of the generated output current is dependent on the synchronization signal. 2. The power converter circuit of claim 1 , wherein the power converter circuit is configured to receive an external voltage; and wherein the synchronization circuit is configured to generate the synchronization signal based on a voltage level of the external voltage. 3. The power converter circuit of claim 2 , wherein the synchronization circuit is configured to generate the synchronization signal such that there is a phase difference between the external voltage and the synchronization signal. 4. The power converter circuit of claim 3 , wherein the phase difference is substantially equal to zero. 5. The power converter circuit of claim 1 , wherein the first converter unit comprises: a first converter configured to receive a direct voltage and to output a direct voltage; and a second converter configured to receive the direct voltage output by the first converter and to generate the output current. 6. The power converter circuit of claim 5 , wherein the first converter comprises a topology selected from the group consisting of: a flyback converter topology; a two-transistor forward (TTF) converter topology; a phase-shift zero-voltage switching (PS ZVS) converter topology; and an LLC converter topology. 7. The power converter circuit of claim 1 , wherein the first converter unit comprises a converter configured to receive a direct voltage and to output a rectified current based on the synchronization signal. 8. The power converter circuit of claim 7 , wherein the first converter unit further comprises an unfolding bridge configured to receive the rectified current and to generate the output current. 9. The power converter circuit of claim 7 , further comprising an unfolding bridge coupled to the series circuit. 10. The power converter circuit of claim 7 , wherein the converter comprises a topology selected from the group consisting of: a flyback converter topology; a two-transistor forward (TTF) converter topology; a phase-shift zero-voltage switching (PS ZVS) converter topology; and an LLC converter topology. 11. The power converter circuit of claim 1 , wherein the plurality of converter units share one transformer. 12. A method, comprising: generating a synchronization signal by a synchronization circuit; outputting an output current by a series circuit that comprises a plurality of converter units, wherein one of the converter units comprises a transformer; generating an output current by at least one of the plurality of converter units such that a frequency or a phase of the generated output current is dependent on the synchronization signal. 13. The method of claim 12 , further comprising receiving an external voltage, wherein the synchronization signal is generated based on a voltage level of the external voltage by the synchronization circuit. 14. The method of claim 13 , wherein the synchronization signal is generated such that there is a phase difference between the external voltage and the synchronization signal by the synchronization circuit. 15. The method of claim 14 , wherein the phase difference is substantially equal to zero. 16. The method of claim 12 , further comprising: receiving a direct voltage by a first converter in one of the converter units; outputting a direct voltage by the first converter; and receiving the direct voltage from the first converter by a second converter in one of the converter units and generating the output current by the second converter. 17. The method of claim 16 , wherein the first converter comprises a topology selected from the group consisting of: a flyback converter topology; a two-transistor forward (TTF) converter topology; a phase-shift zero-voltage switching (PS ZVS) converter topology; and an LLC converter topology. 18. The method of claim 12 , further comprising receiving a direct voltage and outputting a rectified current based on the synchronization signal by a converter in one of the converter units. 19. The method of claim 18 , further comprising receiving the rectified current and generating the output current by an unfolding bridge. 20. The method of claim 19 , wherein the converter comprises a topology selected from the group consisting of: a flyback converter topology; a two-transistor forward (TTF) converter topology; a phase-shift zero-voltage switching (PS ZVS) converter topology; and an LLC converter topology. 21. The method of claim 12 , wherein the plurality of converter units share one transformer. 22. A power converter circuit, comprising: means for generating at least one synchronization signal; means for outputting an overall output current; and means for outputting an output current such that at least one of a frequency and a phase of the output current is dependent on the synchronization signal, wherein the means for outputting the output current comprise a transformer.
using semiconductor devices only, e.g. single switched pulse inverters · CPC title
having a high frequency intermediate AC stage · CPC title
involving maximum power point tracking control for photovoltaic sources · CPC title
Photovoltaics · CPC title
using discharge tubes with control electrode or semiconductor devices with control electrode · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.