Adaptation circuit for a transceiver
US-10784919-B2 · Sep 22, 2020 · US
US9419673B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9419673-B2 |
| Application number | US-201314386749-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 21, 2013 |
| Priority date | Mar 23, 2012 |
| Publication date | Aug 16, 2016 |
| Grant date | Aug 16, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
In the field of millimeter band transmitting/receiving systems for a high-speed contactless transmission, an architecture is provided with a common processing circuit supplying modulation signals and a plurality of transmitting/receiving integrated circuits, all identical to one another, receiving these signals, and also a common clock. The transmitting/receiving integrated circuits each comprise: an oscillator locked with the clock signal to produce a carrier frequency, a transmit channel comprising a first controllable phase shift circuit, a frequency transposition to the carrier frequency, and a power amplifier, a receive channel comprising a low noise amplifier, a frequency transposition from the carrier frequency, and a second controllable phase shift circuit. An antenna is associated with each transmitting/receiving circuit.
Opening claim text (preview).
The invention claimed is: 1. A contactless millimeter band transmitting/receiving system for a high-speed data transmission, including a common processing circuit supplying modulation signals and a plurality of transmitting/receiving integrated circuits, all transmitting/receiving circuits being identical to one another, and being electrically connected to the common processing circuit in order to receive from it said modulation signals, and all transmitting/receiving circuits receiving a common clock signal originating from a common clock signal source, the transmitting/receiving integrated circuits each comprising: an oscillator locked on the clock signal and producing a carrier frequency which is a multiple of the clock signal, a transmit channel comprising a first controllable phase shift circuit, a first circuit for frequency transposition of a signal to be sent to the carrier frequency, and a power amplifier, a receive channel comprising a low noise amplifier, a second circuit for frequency transposition of a received signal from the carrier frequency, and a second controllable phase shift circuit, the system also comprising, for each transmitting/receiving integrated circuit, at least one respective antenna connected to the transmit and receive channels of said transmitting/receiving circuit. 2. The transmitting system as claimed in claim 1 , wherein the antenna is located on the transmitting/receiving integrated circuit. 3. The transmitting/receiving system as claimed in claim 1 , wherein the antenna is located outside the transmitting/receiving integrated circuit and is connected to an antenna connection terminal of said transmitting/receiving integrated circuit. 4. The system as claimed in claim 3 , wherein the transmitting/receiving integrated circuit comprises a transmitting/receiving switch connected to said antenna connection terminal to connect said terminal either to an output of the power amplifier of the transmit channel or to an input of the low noise amplifier of the receive channel. 5. The system as claimed in claim 1 , wherein the transmitting/receiving integrated circuits are attached to a back surface of a high-resistivity silicon wafer comprising on said back surface a network of interconnection conductors connected to said transmitting/receiving integrated circuits, said antennas associated to the transmitting/receiving circuits being formed on a front surface of said high-resistivity silicon wafer and been connected to the network of interconnection conductors via conductive vias crossing an entire thickness of the wafer. 6. The system as claimed in claim 1 , wherein each transmitting/receiving integrated circuit comprises a transmission and reception gain control to optimize consumption when it is not necessary to use all the available transmission power. 7. The system as claimed in claim 1 , wherein means are provided in each transmitting/receiving integrated circuit to switch off a power supply of the amplifiers when it is not necessary to use all the transmitting or receiving circuits. 8. The system as claimed in claim 1 , wherein the common processing circuit includes means for determining in a calibration phase actual carrier frequency phase shifts of the respective transmitting/receiving integrated circuit, as a function of their structure and their position in the system. 9. The system as claimed in claim 8 , further including a memory for storing the actual carrier frequency phase shifts determined during the calibration phase. 10. The system as claimed in claim 8 , wherein the means for determining the actual carrier frequency phase shifts include: means for applying to the transmit channel of the N circuits a sequence of N successive test signal samples, represented by a vector X comprising N components, means for applying a set of N simple phase shifts to the N phase shift circuits of the transmit channels at the time of transmission of a sample, the set of N simple phase shifts being chosen from N possible sets differing from one another and orthogonal in relation to one another, the N sets being applied successively, simultaneously with the application of the N samples of the sequence, means for collecting a vector Y of N corresponding successive signal samples on a receive channel coupled to the transmit channel, and means for calculating a vector Φ of phase shifts of the carrier frequencies of the N circuits by means of an equation Φ=(½N) t H·Y (1/X), where t H denotes the transpose of a matrix H representing the N possible sets of N phase shifts, 1/X denotes a vector of which the components are the inverse of each of the components of the vector X, and the symbol denotes a term-by-term multiplication of the vector components. 11. A method for using a contactless millimeter band transmitting/receiving system for a high-speed data transmission, including a common processing circuit supplying modulation signals and a plurality of transmitting/receiving integrated circuits all identical to one another, electrically connected to the common processing circuit to receive the modulation signals from it, moreover all receiving a clock signal originating from a common clock signal source, the integrated circuits each being connected to at least one respective antenna and each including a phase-locked loop, frequency transposition circuits and controllable phase shift circuits, the method comprising a calibration step for determining actual phase shifts of the respective integrated circuits, and a step of storing in a memory of said actual phase shifts, and a subsequent use of the actual phase shifts stored in the memory in order to modify phase shift control signals supplied to the integrated circuits by the common processing circuit. 12. A method for using a contactless millimeter band transmitting/receiving system for a high-speed data transmission system, the system including a common processing circuit supplying modulation signals and a plurality of transmitting/receiving integrated circuits, all transmitting/receiving circuits being identical to one another, and being electrically connected to the common processing circuit in order to receive from the common processing circuit said modulation signals, and all transmitting/receiving circuits receiving a common clock signal originating from a common clock signal source, the transmitting/receiving integrated circuits each including an oscillator locked on the clock signal and producing a carrier frequency which is a multiple of the clock signal, a transmit channel comprising a first controllable phase shift circuit, a first circuit for frequency transposition of a signal to be sent to the carrier frequency, and a power amplifier, a receive channel comprising a low noise amplifier, a second circuit for frequency transposition of a received signal from the carrier frequency, and a second controllable phase shift circuit, the system also comprising, for each transmitting/receiving integrated circuit, at least one respective antenna connected to the transmit and receive channels of said transmitting/receiving circuit, the method comprising: a calibration step for determining actual phase shifts of the first and second controllable phase shift circuits of the respective integrated circuits, and a step of storing in a memory of said actual phase shifts, and a subsequent use of the actual phase shifts stored in the memory in order to modify phase shift control signals supplied to the first and second controllable phase shift circuits of the integrated circuits by the common processing circuit.
between a chip and a stacked insulating package substrate, interposer or RDL · CPC title
Vias, e.g. via plugs · CPC title
for antennas · CPC title
Package configurations · CPC title
at high-frequency [HF] or radio frequency [RF] · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.