Semiconductor device and method for manufacturing the same

Patent metadata

Field	Value
Publication number	US-9419146-B2
Application number	US-201313746793-A
Country	US
Kind code	B2
Filing date	Jan 22, 2013
Priority date	Jan 26, 2012
Publication date	Aug 16, 2016
Grant date	Aug 16, 2016

Abstract

A region containing a high proportion of crystal components and a region containing a high proportion of amorphous components are formed separately in one oxide semiconductor film. The region containing a high proportion of crystal components is formed so as to serve as a channel formation region and the other region is formed so as to contain a high proportion of amorphous components. It is preferable that an oxide semiconductor film in which a region containing a high proportion of crystal components and a region containing a high proportion of amorphous components are mixed in a self-aligned manner be formed. To separately form the regions which differ in crystallinity in the oxide semiconductor film, first, an oxide semiconductor film containing a high proportion of crystal components is formed and then process for performing amorphization on part of the oxide semiconductor film is conducted.

First claim

What is claimed is:

1. A semiconductor device comprising:
a gate electrode layer over a substrate;
a gate insulating film over the gate electrode layer;
an oxide semiconductor layer over the gate insulating film;
an insulating layer over the oxide semiconductor layer; and
a source electrode layer and a drain electrode layer over the insulating layer,
wherein the oxide semiconductor layer comprises:
a first region which overlaps with the insulating layer;
a second region which is in contact and overlaps with the source electrode layer; and
a third region which is in contact and overlaps with the drain electrode layer,

wherein the first region is positioned between the second region and the third region,
wherein a crystallinity of the first region is higher than a crystallinity of each of the second region and the third region,
wherein a defect density of the first region is lower than a defect density of the second region,
wherein the first region comprises a first crystal part and a second crystal part,
wherein a c-axis of each of the first crystal part and the second crystal part is aligned in a direction substantially perpendicular to a top surface of the oxide semiconductor layer,
wherein directions of an a-axis and a b-axis of the first crystal part are different from directions of an a-axis and a b-axis of the second crystal part,
wherein the oxide semiconductor layer comprises indium, gallium, and zinc, and
wherein the insulating layer is in direct contact with top and side surfaces of the oxide semiconductor layer.

2. The semiconductor device according to claim 1 ,
wherein a hydrogen concentration of the first region is lower than a hydrogen concentration of each of the second region and the third region.

3. The semiconductor device according to claim 1 ,
wherein the oxide semiconductor layer further comprises:
a fourth region which is in contact and overlaps with the insulating layer; and
a fifth region which is in contact and overlaps with the insulating layer,

wherein the second region and the third region are positioned between the fourth region and the fifth region, and
wherein the crystallinity of the first region is same as a crystallinity of each of the fourth region and the fifth region.

4. The semiconductor device according to claim 1 ,
wherein at least one of the source electrode layer and the drain electrode layer is not in contact with an edge portion of the oxide semiconductor layer.

5. The semiconductor device according to claim 1 ,
wherein the oxide semiconductor layer comprises:
a first oxide semiconductor film which is in contact with the gate insulating film; and
a second oxide semiconductor film which is in contact with the source electrode layer, the drain electrode layer, and the insulating layer,

wherein an indium concentration of the first oxide semiconductor film is higher than an indium concentration of the second oxide semiconductor film, and
wherein a gallium concentration of the second oxide semiconductor film is higher than a gallium concentration of the first oxide semiconductor film.

6. The semiconductor device according to claim 1 ,
wherein the oxide semiconductor layer comprises:
a first oxide semiconductor film which is in contact with the gate insulating film; and
a second oxide semiconductor film which is in contact with the source electrode layer, the drain electrode layer, and the insulating layer,

wherein an indium concentration of the first oxide semiconductor film is higher than a gallium concentration of the first oxide semiconductor film, and
wherein a gallium concentration of the second oxide semiconductor film is higher than an indium concentration of the second oxide semiconductor film.

7. The semiconductor device according to claim 1 ,
wherein the oxide semiconductor layer comprises:
a first oxide semiconductor film which is in contact with the gate insulating film; and
a second oxide semiconductor film which is in contact with the source electrode layer, the drain electrode layer, and the insulating layer,

wherein an indium concentration of the first oxide semiconductor film is higher than an indium concentration of the second oxide semiconductor film,
wherein a gallium concentration of the second oxide semiconductor film is higher than a gallium concentration of the first oxide semiconductor film,
wherein the indium concentration of the first oxide semiconductor film is higher than the gallium concentration of the first oxide semiconductor film, and
wherein the gallium concentration of the second oxide semiconductor film is higher than the indium concentration of the second oxide semiconductor film.

8. The semiconductor device according to claim 1 ,
wherein the insulating layer comprises an aluminum oxide film.

9. A semiconductor device comprising:
an oxide semiconductor layer over a substrate;
a gate insulating film over the oxide semiconductor layer;
a gate electrode layer over the gate insulating film; and
a source electrode layer and a drain electrode layer over the oxide semiconductor layer,
wherein the oxide semiconductor layer comprises:
a first region which overlaps with the gate electrode layer;
a second region which does not overlap with the gate electrode layer; and
a third region which does not overlap with the gate electrode layer;

wherein the first region is positioned between the second region and the third region,
wherein a crystallinity of the first region is higher than a crystallinity of each of the second region and the third region,
wherein a defect density of the first region is lower than a defect density of the second region,
wherein the first region comprises a first crystal part and a second crystal part,
wherein a c-axis of each of the first crystal part and the second crystal part is aligned in a direction substantially perpendicular to a top surface of the oxide semiconductor layer,
wherein directions of an a-axis and a b-axis of the first crystal part are different from directions of an a-axis and a b-axis of the second crystal part,
wherein the oxide semiconductor layer comprises indium, gallium, and zinc, and
wherein the gate insulating film is in direct contact with top and side surfaces of the oxide semiconductor layer.

10. The semiconductor device according to claim 9 ,
wherein a hydrogen concentration of each of the second region and the third region is higher than a hydrogen concentration of the first region.

11. The semiconductor device according to claim 9 ,
wherein the source electrode layer and the drain electrode layer are positioned over the gate insulating film, and
wherein the source electrode layer and the drain electrode layer are electrically connected to the second region and the third region, respectively.

12. The semiconductor device according to claim 9 , further comprising sidewalls on side surfaces of the gate electrode layer.

13. The semiconductor device according to claim 9 ,
wherein the oxide semiconductor layer further comprises:
a fourth region which is in contact and overlaps with the source electrode layer; and
a fifth region which is in contact and overlaps with the drain electrode layer,

wherein the second region and the third region are positioned between the fourth region and the fifth region,
wherein a hydrogen concentration of each of the second region and the third region is higher than a hydrogen concentration of each of the fourth region and the fifth region, and
wherein the gate insulating film is positioned over the source electrode layer and the drain electrode layer.

14. The semiconductor d

Assignees

• Semiconductor Energy Lab

Inventors

• Yamazaki Shunpei

Classifications

• H10P14/3806

  using crystallisation-enhancing elements · CPC title

• H10P14/3434

  being oxide semiconductor materials (Group IIB-VIA semiconductor materials H10P14/3424) · CPC title

• H10K59/38

  comprising colour filters or colour changing media [CCM] · CPC title

• H10K59/124

  Insulating layers formed between TFT elements and OLED elements · CPC title

• H10K59/123

  Connection of the pixel electrodes to the thin film transistors [TFT] · CPC title