Methods for forming patterned semiconductors

US9419024B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9419024-B2
Application numberUS-201514633759-A
CountryUS
Kind codeB2
Filing dateFeb 27, 2015
Priority dateApr 24, 2002
Publication dateAug 16, 2016
Grant dateAug 16, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An electro-optic display comprises a substrate ( 100 ), non-linear devices ( 102 ) disposed substantially in one plane on the substrate ( 100 ), pixel electrodes ( 106 ) connected to the non-linear devices ( 102 ), an electro-optic medium ( 110 ) and a common electrode ( 112 ) on the opposed side of the electro-optic medium ( 110 ) from the pixel electrodes ( 106 ). The moduli of the various parts of the display are arranged so that, when the display is curved, the neutral axis or neutral plane lies substantially in the plane of the non-linear devices ( 102 ).

First claim

Opening claim text (preview).

The invention claimed is: 1. A process for producing a plurality of non-linear devices on a substrate, the process comprising: forming an unpatterned layer of semiconductor material on the substrate; forming at least two discrete areas of metal overlying the unpatterned semiconductor layer; and etching the unpatterned semiconductor layer using the discrete areas of metal as a mask, thereby patterning the layer of semiconductor material to leave at least two discrete areas of semiconductor material underlying the at least two discrete areas of metal. 2. A process according to claim 1 wherein the at least two discrete areas of metal are formed by depositing an unpatterned layer of metal over the unpatterned semiconductor and thereafter patterning the layer of metal to form the at least two discrete areas of metal.

Assignees

Inventors

Classifications

  • for Group V materials or Group III-V materials · CPC title

  • Chemical etching · CPC title

  • Formation of materials, e.g. in the shape of layers or pillars · CPC title

  • Interconnections, e.g. scanning lines · CPC title

  • having a particular composition, shape or crystalline structure of the active layer · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9419024B2 cover?
An electro-optic display comprises a substrate ( 100 ), non-linear devices ( 102 ) disposed substantially in one plane on the substrate ( 100 ), pixel electrodes ( 106 ) connected to the non-linear devices ( 102 ), an electro-optic medium ( 110 ) and a common electrode ( 112 ) on the opposed side of the electro-optic medium ( 110 ) from the pixel electrodes ( 106 ). The moduli of the various pa…
Who is the assignee on this patent?
E Ink Corp
What technology area does this patent fall under?
Primary CPC classification H01L27/124. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 16 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).