Array substrate, preparation method thereof, display panel and display apparatus
US-2024377685-A1 · Nov 14, 2024 · US
US9419024B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9419024-B2 |
| Application number | US-201514633759-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 27, 2015 |
| Priority date | Apr 24, 2002 |
| Publication date | Aug 16, 2016 |
| Grant date | Aug 16, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An electro-optic display comprises a substrate ( 100 ), non-linear devices ( 102 ) disposed substantially in one plane on the substrate ( 100 ), pixel electrodes ( 106 ) connected to the non-linear devices ( 102 ), an electro-optic medium ( 110 ) and a common electrode ( 112 ) on the opposed side of the electro-optic medium ( 110 ) from the pixel electrodes ( 106 ). The moduli of the various parts of the display are arranged so that, when the display is curved, the neutral axis or neutral plane lies substantially in the plane of the non-linear devices ( 102 ).
Opening claim text (preview).
The invention claimed is: 1. A process for producing a plurality of non-linear devices on a substrate, the process comprising: forming an unpatterned layer of semiconductor material on the substrate; forming at least two discrete areas of metal overlying the unpatterned semiconductor layer; and etching the unpatterned semiconductor layer using the discrete areas of metal as a mask, thereby patterning the layer of semiconductor material to leave at least two discrete areas of semiconductor material underlying the at least two discrete areas of metal. 2. A process according to claim 1 wherein the at least two discrete areas of metal are formed by depositing an unpatterned layer of metal over the unpatterned semiconductor and thereafter patterning the layer of metal to form the at least two discrete areas of metal.
for Group V materials or Group III-V materials · CPC title
Chemical etching · CPC title
Formation of materials, e.g. in the shape of layers or pillars · CPC title
Interconnections, e.g. scanning lines · CPC title
having a particular composition, shape or crystalline structure of the active layer · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.